## POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more... Available @ www.binils.com

	Reg. No. :
	Question Paper Code: 50481
	B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2023.
	Third Semester
	Electronics and Communication Engineering
	EC 8351 – ELECTRONIC CIRCUITS – I
	(Common to : Electronics and Telecommunication Engineering)
	(Regulations 2017)
Tim	e: Three hours Maximum: 100 marks
	Answer ALL questions.
	PART A — $(10 \times 2 = 20 \text{ marks})$
<ol> <li>2.</li> <li>3.</li> </ol>	Draw the DC load line and define operating point.  Sketch the voltage divider biasing circuit of E-MOSFET.  Define early effect.
4.	State the advantages of unbypassed emitter resistor in CE configuration.
5.	Write down the small signal parameters of JFET.
6.	N channel FET's are preferred over P channel FET's. Justify.
7.	For an amplifier, midband gain is 100 and lower cutoff frequency is 10kHz. Find the gain of an amplifier when frequency is 10Hz.
8.	What is the relationship between bandwidth and risetime?
9.	List the advantages and disadvantages of Half wave rectifier.
10.	Why protection circuit is required for the regulator?

## POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more...

www.binils.com

Available @

PART B —  $(5 \times 13 = 65 \text{ marks})$ 

 (a) Elaborate the bias compensation techniques that use diode, thermistor and Sensistor to maintain constant operating point and explain in detail.

Or

(b) The amplifier shown in Figure 11(b). an n-channel FET for which,  $I_D\!\!=\!\!0.8mA,~V_p\!\!=\!-2V,~V_{DD}\!\!=\!\!24V$  and  $I_{DSS}\!\!=\!\!1.6mA.$  Assume that rd>Rd. Calculate the parameters  $V_{GS},~g_m$  and Rs.




Figure 11(b)

Draw the circuit diagram of common emitter amplifier with voltage divider bias, coupling capacitor and bypass capacitor. With the help of small signal equivalent, obtain the expression for current gain, voltage gain, input and output impedance.

Or

- (b) Derive the expression of common mode rejection ratio of dual input, balanced output emitter coupled differential amplifier.
- 13. (a) Sketch the small signal hybrid π equivalent circuit of a common source amplifier with voltage divider bias and derive the expressions for voltage gain, input impedance and output impedance using small signal model.

Or

- (b) Design and analyze the characteristics of BiCMOS cascade amplifier, and explain graphically the amplification process in a simple MOSFET amplifier circuit.
- (a) For hybrid π common emitter transistor model, derive the expressions for the short circuit current gain of common emitter amplifier at a high frequency.

Or

50481

## POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more...

www.binils.com

Available @

(b		ribe the operation neat diagram.	of high frequency com	mon source FET amplifier (5)	
	Also	Derive the expressi	on for		
	(i)	Voltage gain		(2)	
	(ii)	Input admittance		(2)	
	(iii)	Input capacitance		(2)	
	(iv)	Output admittance	3	(2)	
15. (a	CONTRACTOR OF THE PARTY OF THE		C filter with Full way tor with and without C	ve rectifier. Also derive the	
			Or		
(1		yse the following p lator.	rotection circuit that	could be applied to voltage	
	(i)	Fold back limiting	circuit	(7)	
	(ii)	Over Voltage Prote		(6)	
			- (1 × 15 = 15 marks)		
		PART	- (1 × 15 - 15 marks)		
	b) Desi tran R <sub>f</sub> =	gn a bridge rectific sformer having to 1Ω, Rs=1Ω and R	urns ratio 8:1 and i	th input from a step down input 230V, 50Hz. If the ver output, PIV across each	
	aloa	e, Percentage emci	ancy and percentage re	guiation at tun load.	
		W. Stewart			
				E0.401	
			3	50481	