POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more...

www.binils.com

Available @

	Question Paper Code: 50477
	B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2023.
	Sixth/Seventh Semester (1) (a) (b) (c)
	Electronics and Communication Engineering
	EC 8095 – VLSI DESIGN
Eı	(Common to: Electrical and Electronics Engineering/ Electronics and Instrumentation Engineering/Electronics and Telecommunication agineering/Instrumentation and Control Engineering/Robotics and Automation)
	(Regulations -2017)
Tim	e: Three hours Maximum: 100 marks
	Answer ALL questions.
	PART A — $(10 \times 2 = 20 \text{ marks})$
1.	How CMOS acts as a switch?
2.	What is the Elmore delay for 4-input NAND gate?
3.	List the advantages and disadvantages of pass transistor logic.
4.	Realize the 2:1 multiplexer using transmission gates.
5.	Differentiate monostability and astability sequential circuits.
6.	Differentiate latches and flipflops.
7.	What are the basic building blocks of digital architectures?
8.	Write the steps for single bit addition.
9.	What is routing?
10.	State the need for testing.
	PART B — $(5 \times 13 = 65 \text{ marks})$
11.	(a) Illustrate the long channel I-V and C-V characteristics of MOS transistor. (13)
	Or
	(b) Explain the DC transfer characteristics of MOS transistor. (13)

POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes
Syllabus
Question Papers
Results and Many more...

www.binils.com

Available @

Describe the operation of dynamic CMOS logic. Discuss the charge-12. (a) sharing problem in dynamic CMOS logic and provide the solution to overcome the charge-sharing problem. (13)(b) (i) Elucidate the Cascode voltage switch logic with a suitable (ii) Show how static power and dynamic power are dissipated in CMOS 13. (a) (i) What is pipelining? Explain the concept of pipelining in sequential circuits with a suitable example. (7)(ii) Elucidate the sense amplifier based register? (6)Or What is synchronous design? Identify and explain the timing issues (b) (i) in synchronous design. Illustrate the astability sequential circuits using MOS transistor. (6) Describe the operation of Carry Bypass adders and find the worst case 14. (a) Or Examine the working of SRAM using CMOS logic. (b) (i) (6)Draw the DRAM sub-array and open bit lines architecture for processing. 15. (a) Examine the boundary scan architectures and show how to test the system level architectures. (13)Elucidate the basic types of programmable elements of FPGA. (b) (i) Compare any two types of Ad hoc scanning methods with suitable example. PART C — $(1 \times 15 = 15 \text{ marks})$ Realize the function Y=(AC'+BD)' using (i) Ratioed logic (ii) CMOs logic 16. (a) (iii) Dynamic logic (iv) Domino logic (v) Pass transistor logic. (3+3+3+3+3) Elucidate the Master-Slave Edge-Triggered register? Analyze the timing properties for Non-ideal clock signals. 50477