POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more...

www.binils.com

Available @

| (i) Pop the top two items off the stack, and them, then push the result |
|---|
| Question Paper Code: 50426 and the state and the root of the root |
| B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2023 |
| (4) Copy the fifth stem that got a the first person (b) Fourth/Fifth/Seventh Semester (b) Fourth/Fifth/Seventh Semester (in) |
| |
| CS 8491 – COMPUTÉR ARCHITECTURE |
| (Common to Computer and Communication Engineering / Electrical and Electronics Engineering / Robotics and Automation/ Information Technology) |
| (Regulations 2017) Time: Three hours |
| Time: Three hours Output = Il bus 1100 Maximum: 100 marks |
| Answer ALL questions. |
| PART A — $(10 \times 2 = 20 \text{ marks})$ |
| 1. List the functions of data path unit and control path unit. (a) 1. |
| |
| 2. What are the methods to improve system performance? |
| 3. How many levels of 4-2 reducers are needed to reduce k summands to 2 in a reduction tree? |
| 4. Give the subtraction rules for floating point numbers. |
| 5. Why is single – cycle implementation not used in modern devices? Explain. |
| 6. Give the importance of pipelining. |
| 7. Sketch the architecture of MISD. A sales as well an arguing them did (d) |
| 8.4. List the advantages of GPU. It is the part to the first the advantages of GPU. |
| 9. Compare and contrast SRAM and DRAM. |
| 10. Find the AMAT for a processor with 1 ns clock cycle time, a miss penalty of 20 clock cycles, a miss rate of 0.25 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle. Assume that the read and write miss penalties are the same and ignore other write stalls. |
| 02103 |
| |
| |

POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more...

Available @ www.binils.com

PART B — $(5 \times 13 = 65 \text{ marks})$ Register R5 is used in a program to point to the top of a stack containing 32-bit numbers. Write a sequence of instructions using the Index. Autoincrement, and Autodecrement addressing modes to perform each of the following tasks; Pop the top two items off the stack, and them, then push the result onto the stack. Copy the fifth item from the top into register R3. (4) (iii) Remove the top ten items from the stack. (4)For each case, assume that the stack contains ten or more elements. Or(b) Multiply each of the following pairs of signed 2's- complement numbers using the Booth algorithm. In each case, assume that A is the multiplicand and B is the multiplier. A = 010111 and B = 110110(4+1)A = 110011 and B = 101100 (4) (iii) A = 001111 and B = 001111(4)Explain hardware implementation of floating - point operations with neat sketch. Or Draw the flowchart and explain about booth algorithm (b) (6)Multiply 100111 with 11011 using booths algorithm. (7)Explain basic MIPS implementation with neat diagram. (a) With neat diagram discuss data hazard and stalls. Brief the difficulties in parallel processing. Explain how speed-up 14. (a) challenge is addressed with example. (7)What are the performance metrics of parallel systems? (6)Or Explain the flynn's classification of computer with suitable diagram. 50426

POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more...

www.binils.com

Available @

| 1 | | | | | |
|-----|-----|------|--|--|--|
| 15. | (a) | With | neat sketch explain various mapping technique | ues of cache memory? | |
| | | | Or | | |
| | (b) | Dofi | | | |
| | (u) | deta | e Interrupts. Explain how to interrupts from l. | m muniple devices in | |
| | | | 50 (10 c) 15 (10 c) 15 (10 c) 15 (10 c) 15 (10 c) | | |
| | | | PART C — $(1 \times 15 = 15 \text{ marks})$ | | |
| 16. | (a) | (i) | Consider three processors P1, P2, and instruction set. P1 has 2 GHz of clock rate an 3.5 GHz clock rate and a CPI of 1.0. P3 has 3 has CPI of 2.2. Find which processor has the expressed in instructions per second. Also fine and number of instructions in each process executes a program in 10 seconds. | d CPI of 1.5. P2 has a 3.0 GHz clock rate and be highest performance d the number of cycles | |
| | | (ii) | Discuss DMA controller with neat block diagra | am? (8) | |
| | | | Or | | |
| | (b) | (i) | Consider a two address format specified as Examine the following sequence of instruct addressing modes used and the operations do | tion and explain the | |
| | | | (1) MOVE (R3) +, R0 | (2) | |
| | | | (2) ADD (R3) +, R0 | (2) | |
| | | | (3) MOVE R0, (R3) | (2) | |
| | | | (4) MOVE 8(R3), (R5) | (2) | |
| | | | (5) ADD #70, R3 | (2) | |
| | | (ii) | Compare and contrast fine grained multi-t grained multi-threading? | threading and coarse (5) | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | to the control of the control of the control of | ne a suggestative region. On a suggest the suggest the suggest that the suggest that the suggest that the suggest that the suggests that t | |
| | | | | | |
| | | | 3 | 50426 | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |