POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes
Syllabus
Question Papers
Results and Many more...

Available @

www.binils.com

Reg. No.: Question Paper Code: 90487 B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2022. Seventh/Eighth Semester Electronics and Communication Engineering EC 8791 – EMBEDDED AND REAL TIME SYSTEMS (Common to: Biomedical Engineering / Medical Electronics) (Regulations 2017) Time: Three hours Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is mean; by sequirement analysis if doing membry scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL# 3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?			93
B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2022. Seventh/Eighth Semester Electronics and Communication Engineering EC 8791 – EMBEDDED AND REAL TIME SYSTEMS (Common to: Biomedical Engineering / Medical Electronics) (Regulations 2017) Time: Three hours Maximum: 100 marks Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design 2. What is mean by sequirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL#3; r3:=r2+8×r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		Reg. No. :	
Electronics and Communication Engineering EC 8791 – EMBEDDED AND REAL TIME SYSTEMS (Common to: Biomedical Engineering / Medical Electronics) (Regulations 2017) Time: Three hours Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by requirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL# 3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		Question Paper Code: 90487	
Electronics and Communication Engineering EC 8791 – EMBEDDED AND REAL TIME SYSTEMS (Common to: Biomedical Engineering / Medical Electronics) (Regulations 2017) Time: Three hours Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by sequirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL# 3; r3:= r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?	В.	E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2022.	
Common to: Biomedical Engineering / Medical Electronics) (Regulations 2017) Time: Three hours Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design 2. What is mean by requirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL # 3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		Seventh/Eighth Semester	
(Common to: Biomedical Engineering / Medical Electronics) (Regulations 2017) Time: Three hours Maximum: 100 marks Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by sequirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL#3; r3:= r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		Electronics and Communication Engineering	
(Regulations 2017) Time: Three hours Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by requirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL#3; r3:= r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		EC 8791 – EMBEDDED AND REAL TIME SYSTEMS	
Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by requirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL# 3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		(Common to : Biomedical Engineering / Medical Electronics)	
Answer ALL questions. PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by requirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL # 3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?		(Regulations 2017)	
PART A — (10 × 2 = 20 marks) 1. List two special functional units of an embedded processor used for audio player design. 2. What is meant by requirement analysis if doing memory scaling for a video accelerator? 3. Depict the three address format for instructions in ARM processors. 4. Explain the operation of instruction ADD r3, r2, r1, LSL#3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions?	Time:	Three hours Maximum: 100 marks	
 List two special functional units of an embedded processor used for audio player design. What is meant by requirement analysis if doing memory scaling for a video accelerator? Depict the three address format for instructions in ARM processors. Explain the operation of instruction ADD r3, r2, r1, LSL#3; r3 := r2 + 8 × r1 State the use of break point and watch point support in ARM debugging. Give one difference between ARM Stack and Heap. State the advantage of inclusion of instruction and data cache in ARM uC. State how the control of aborting of illegal memory accesses help in fault tolerance. Give one challenge in developing of codes for MPSoCs. How does the ARM SAP instruction provides atomic executions? 		Answer ALL questions.	
 What is meant by requirement analysis if doing memory scaling for a video accelerator? Depict the three address format for instructions in ARM processors. Explain the operation of instruction ADD r3, r2, r1, LSL # 3; r3 := r2 + 8 × r1 State the use of break point and watch point support in ARM debugging. Give one difference between ARM Stack and Heap. State the advantage of inclusion of instruction and data cache in ARM uC. State how the control of aborting of illegal memory accesses help in fault tolerance. Give one challenge in developing of codes for MPSoCs. How does the ARM SAP instruction provides atomic executions? 		PART A — $(10 \times 2 = 20 \text{ marks})$	
 Explain the operation of instruction ADD r3, r2, r1, LSL # 3; r3 := r2 + 8 × r1 State the use of break point and watch point support in ARM debugging. Give one difference between ARM Stack and Heap. State the advantage of inclusion of instruction and data cache in ARM uC. State how the control of aborting of illegal memory accesses help in fault tolerance. Give one challenge in developing of codes for MPSoCs. How does the ARM SAP instruction provides atomic executions? 	2. W	ayer design. That is meant by requirement analysis if doing memory scaling for a video	n
 ADD r3, r2, r1, LSL # 3; r3 := r2 + 8 × r1 5. State the use of break point and watch point support in ARM debugging. 6. Give one difference between ARM Stack and Heap. 7. State the advantage of inclusion of instruction and data cache in ARM uC. 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions? 	3. D	epict the three address format for instructions in ARM processors.	
 State the use of break point and watch point support in ARM debugging. Give one difference between ARM Stack and Heap. State the advantage of inclusion of instruction and data cache in ARM uC. State how the control of aborting of illegal memory accesses help in fault tolerance. Give one challenge in developing of codes for MPSoCs. How does the ARM SAP instruction provides atomic executions? 	4. E	xplain the operation of instruction	
 Give one difference between ARM Stack and Heap. State the advantage of inclusion of instruction and data cache in ARM uC. State how the control of aborting of illegal memory accesses help in fault tolerance. Give one challenge in developing of codes for MPSoCs. How does the ARM SAP instruction provides atomic executions? 	A	DD r3, r2, r1, LSL # 3; r3 := r2 + 8 × r1	
 State the advantage of inclusion of instruction and data cache in ARM uC. State how the control of aborting of illegal memory accesses help in fault tolerance. Give one challenge in developing of codes for MPSoCs. How does the ARM SAP instruction provides atomic executions? 	5. S	tate the use of break point and watch point support in ARM debugging.	
 8. State how the control of aborting of illegal memory accesses help in fault tolerance. 9. Give one challenge in developing of codes for MPSoCs. 10. How does the ARM SAP instruction provides atomic executions? 	6. G	ive one difference between ARM Stack and Heap.	
5. Give one challenge in developing of codes for MPSoCs.10. How does the ARM SAP instruction provides atomic executions?	7. S	tate the advantage of inclusion of instruction and data cache in ARM uC.	
10. How does the ARM SAP instruction provides atomic executions?			
	9. G	tive one challenge in developing of codes for MPSoCs.	
	10. E	low does the ARM SAP instruction provides atomic executions?	

POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more... Available @

www.binils.com

	PART B — $(5 \times 13 = 65 \text{ marks})$	
11. (a)	Give the Building blocks for one consumer electronic product application system built using a typical embedded processor. Give any two features in the selected processor that make its role effective in defining the product requirement analysis.	es he
	Or Make Sandania Commence of the Commence of t	
(b)	Write briefly on the following for embedded system design:	
	(i) Model train controller (7)
	(ii) designing with computing platform (6)
12. (a)	With neat diagram, describe the functional blocks for or ARM microcontroller.	
	Or	
(b)	Describe for one application based on ARM microcontroller, the programming control of	ne
	(i) Timer Unit	6)
	(ii) PWM Unit. (7)
13 (a)	Discuss on how the inclusion of ARM processor with these enhances the processor performance: (i) Integer unit and Floating point unit	
	(ii) Coprocessor unit (6)
	Or	
(b)	Discuss on how the inclusion of ARM processor with more than 3 pipelin stages enhances the processor performance.	ne
14. (a)	Write briefly on:	
	(i) Memory management in ARM processor	7)
	(ii) AMBA	6)
	Or	
(b)	Give brief note on:	
	(i) Scheduling of real time systems (7)
		6)
	2 9048	

POLYTECHNIC, B.E/B.TECH, M.E/M.TECH, MBA, MCA & SCHOOL

Notes Syllabus Question Papers Results and Many more... Available @

www.binils.com

	15.	(a)	Explain the following:	
		1-7	(i) Video accelerator	(7)
			(ii) Distributed embedded process	(6)
		(L)	Or	
		(b)	Write short notes on:	
			(i) Distributed Embedded Systems (ii) MPSoCs	(7)
			(ii) Mrsocs	(6)
			PART C — $(1 \times 15 = 15 \text{ marks})$	
	16.	(a)	Explain briefly on how multitasking capacity of RTOS l control unit automation.	helps in engine
			Or	
		(b)	Enumerate on the need for Host based system for stages porting kernels, estimating program run times in embed- deployment.	
		*	1 1 11	
1.4	Л	A	/// binile	com
W	/	Λ	w.binils.	com
V	/	Λ	w.binils.d	com
W	/\	<u>\</u>	w.binils.d	com
V	/	٨	w.binils.d	com
V	^	٨	w.binils.d	com
V		٨	w.binils.d	com
V		٨	w.binils.d	com
V		٨	w.binils.d	com
V			w.binils.d	com
V		^	w.binils.	com
V				
M				
V				