Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

ELECTRONIC DEVICES AND CIRCUITS

IMPORTANT QUESTIONS, NOTES

<u>UNIT - I</u>

<u>2 - Mark</u>

1. What is diffusion current in PN junction diode ?

Ans.:

When a semiconductor is nonuniformly doped, then there exists concentration gradient. On one side there is high carrier concentration while on the other there is low carrier concentration. Due to this, charges start moving from higher to lower concentration area. This process is called diffusion. When the charges move due to diffusion, the current gets established in a semiconductor which is called a diffusion current.

2. What is peak inverse voltage?

Ans.:

In reverse biased, opposite polarity voltage appears across diode. The maximum reverse voltage which diode can withstand without breakdown is called peak inverse voltage.

3. What is meant by Zener breakdown?

Ans.:

When a p-n junction is heavily doped the depletion region is very narrow. So under reverse bias conditions, the electric field across the depletion layer is very intense. Electric field is voltage per distance and due to narrow depletion region and high reverse voltage, it is intense. Such an intense field is enough to pull the electrons out of the valence bands of the stable atoms. Such a creation of free electrons is called Zener effect. These minority carriers constitute very large current to cause the breakdown and the mechanism is called Zener breakdown.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

4. Define knee voltage or a cut-in voltage of a diode.

Ans.:

When diode is forward biased, some voltage is necessary to overcome barrier potential, to make diode conduct. This is called its cut-in voltage. The minimum voltage at which the diode starts conducting and current starts increasing exponentially is called cut-in voltage, offset voltage, break-point voltage, threshold voltage or knee voltage. It is denoted as V, and its, value is 0.2 V for Germanium while 0.6 V for Silicon. Below this voltage, the diode current is very very small and practically considered to be zero.

5. Derive the ripple factor of FWR.

Ans.:

The ripple factor is given by,

$$\gamma = \sqrt{\left[\frac{I_{R.M.S.}}{I_{D.C.}}\right]^2 - 1}$$

For FWR, $I_{R.M.S.} = I_m / \sqrt{2}$ and $I_{D.C.} = 2 I_m / \pi$
$$\gamma = \sqrt{\left[\frac{I_m}{\sqrt{2}\left(\frac{2 I_m}{\pi}\right)}\right]^2 - 1} = \sqrt{\frac{\pi^2}{8} - 1}$$
$$= 0.48$$

6. What is a rectifier? List its types.

Ans.:

A rectifier is a device which converts a.c. voltage to pulsating d.c. voltage, using one or more p-n junction diodes. The various types of rectifiers are,

i) Half wave ii) Full wave and iii) Bridge type

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

<u> 13 - Mark</u>

1. Forward Biasing of P-N Junction Diode

Ans:

 If an external d.c. voltage is connected in such a way that the p-region terminal is connected to the positive of the d.c. voltage and the n-region is connected to the negative of the d.c. voltage, the biasing condition is called forward biasing. The p-n junction is said to be forward biased.

Key Point: Forward biasing means connecting p-region to +ve and n-region to -ve of the battery.

 The following figure (a) shows the connection of forward biasing of a p-n junction. To limit the current, practically a current limiting resistor is connected in series with the pn junction diode. The following figure (b) shows the symbolic representation of forward biased diode.



ls.com

- 2. Reverse Biasing of P-N Junction Diode
- If an external d.c. voltage is connected in such a way that the p-region terminal of a p-n junction is Electron Device connected to the negative of the battery and the n-region terminal of a p-n junction is connected to the positive terminal of the battery, the biasing condition is called reverse biasing of a p-n junction.

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

Key Point: Reverse biasing means connecting p-region to -ve and n-region to +ve of the battery.

The following figure (a) shows the connection of a reverse biasing of a p-n junction while the following figure (b) shows the symbolic representation of a reverse biased diode



3. A silicon diode conducts 5 mA at room temperature in forward bias condition at 0.7 V. Calculate its reverse saturation current. If the forward voltage is increased to 0.75 V calculate the new current through the diode. (Take η = 2 and V_T =26 mV) at room temperature.

Ans: I1 = 5 mA, V1 = 0.7 V, $\eta = 2$, VT = 26 mV

I =
$$I_0 [e^{\vee} \eta^{\vee} \tau - 1] \dots$$
 Diode equation

 $\therefore \qquad I_1 = I_0 [e^{\sqrt{1}/\eta} \sqrt{T} - 1]$

i.e.
$$5x10^{-3} = I_0 [e^{0.7/2x26x10^{-3}} - 1]$$

∴ I₀= 7.1235 nA

... Reverse saturation current.

Now the voltage is changed to $V_2 = 0.75 V$ Available in <u>Binils Android App</u> too,

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

$$I = 7.1235 \times 10^{-9} [e^{0.75/2 \times 26 \times 10^{-3}} - 1]$$

= 13.0784 mA ... New current

4. Diffusion Capacitance

Ans:

- During forward biased condition, an another capacitance comes into existence called diffusion capacitance or storage capacitance, denoted as CD.
- In forward biased condition, the width of the depletion region decreases and holes from p side get diffused in n side while electrons from n side move into the p side. As the applied voltage increases, concentration of injected charged particles increases. This rate of change of the injected charge with applied voltage is defined as a capacitance called diffusion capacitance.

$$C_{\rm D} = \frac{dQ}{dV} \qquad \dots (1, 12.1)$$

• The diffusion capacitance can be determined by the expression, $C_{D} = \frac{\tau I}{\eta V_{T}}$... (1,12.2)

where τ = Mean life time for holes.

- So, diffusion capacitance is proportional to the current. For forward biased condition, the value of diffusion capacitance is of the order of nano farads to micro farads while transition capacitance is of the order of pico farads. So, C_D is much larger than C_T
- However, in forward biased condition, C_D appears in parallel with the forward resistance which is very very small. Hence the time constant which is function of product of the forward resistance and C_D is also very small for ordinary signals.

Key Point: Hence for normal signals CD has no Practical significance but for fast signals Cp must be considered.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @



Diffusion capacitance versus applied forward

biased voltage

• The graph of C_D against the applied forward voltage is shown in the given figure

5. Laser Diode Dinis COm Ans:

- The term laser stands for light amplification by stimulated emission of radiation.
- Laser light is referred to as coherent light which means that a light with a single wavelength. This is opposite to the incoherent light, which has wide band of wavelengths.
- The light emitted by LED is an incoherent light whereas light emitted by laser diode is a coherent light

Construction and Symbol

- The following figure shows the symbol and basic construction of laser diode.
- It consists of p-n junction formed by two doped gallium arsenide layers. The two ends of the structure are flat and parallel with one end mirrored and one partially reflective.
- The length (L) of the junction is precisely related to the wavelength of the light to be emitted.

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com



Operation

- The operation of laser diode is illustrated in the following figure.
- When the p-n junction is forward biased by an external voltage source, the electrons move through the junction and recombines as in an ordinary diode.
- When electrons recombine with holes, photons are released. These photons strikes atoms, causing more photons to be released the following figure Operation



Random emission and laser action region within Depletion

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

• As the forward bias current is increased, more electrons enter the depletion region and cause more photons to be emitted.



Random emission and laser action region

within depletion

- Eventually some of the photons that are randomly drifting within the depletion region strike the reflected surfaces perpendicularly, so that they are reflected back along their original path. These reflected photons are then reflected back again from the other end of the junction.
- This movement of photons from one end to another end continues for thousands of times. During this movement, photons strike more atoms and release additional photons due to the avalanche effect.
- This activity of reflection and generation of increasing number of photons results in a very intense, focused and pure beam of laser light which is formed by the photons that pass through the partially reflective end of the pn junction.
- Each photon produced in such an emission process is identical to the other photons in energy level, phase relationship, and frequency. Thus, emission process gives a intense beam of laser light with a single wavelength.
- To produce a beam of laser light it is necessary to have a current through the laser diode above certain threshold level. The current below threshold level forces diode to behave as LED, emitting incoherent light.

Notes Syllabus Question Papers Results and many more...

Available @

www.binils.com

<u>UNIT - II</u>

<u>2 - Mark</u>

1. What is early effect?

Ans.:

When reverse bias voltage VCB increases, the width of depletion region also increases, which reduces the electrical base width. This effect is Effect' called as Early modulation'. Base or width

2. Draw the figure of self bias, and fixed bias circuits.

Ans:



3. Mention the disadvantage of FET compare to BJT

Ans.: Disadvantages of FET compared to BJT are :

- 1. Relationship between input and output is non-linear; whereas in case of BJT it is linear.
- 2. Gain-bandwidth product is less in FET than BJT.

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

4. Which MOSFET is called as normally ON MOSFET and Normally OFF MOSFET? Why?

Ans.:

In depletion type MOSFET, maximum current I_{DSS} flows through the channel when Ves = 0, i.e., MOSFET is ON. Thus, depletion type MOSFET is called Normally ON MOSFET.

For enhancement type MOSFET, the channel does not exists when $V_{GS} = 0$. Due to this I_D is almost zero and we can say that MOSFET is OFF. Thus, enhancement type MOSFET is also called Normally OFF MOSFET.

5. What is a thyristor? Mention two of them.

Ans.:

A thyristor is a semiconductor device whose switching action depends on internal regenerative feedback. Unlike BJTs and FETs, a thyristor can be operated only as a switch. A thyristor can be two terminal, three terminal or four terminal, unidirectional or bidirectional device.

The two thyristors are silicon controlled rectifier (SCR) and Triac.

6. Show how an SCR can be triggered on by the application of a pulse to the gate terminal.
Ans.:

When the pulse is applied to the gate terminal then the electrons from n-type cathode which are majority in number, cross the junction J3 to reach to positive of battery. While holes from p type move towards the negative of battery, constituting gate current.

7. What is meant by latching in SCR.

Ans.:

There is minimum current for SCR which flows from anode to cathode when it goes from OFF to ON state. Once this current level is reached, SCR remains ON even gate bias is removed. This is called latching in SCR and this current is called latching current.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

<u> 13 - Mark</u>

1. Calculate the D.C. operating condition for the circuit shown in following diagram.



Sol. : We have

$$V_{\rm G} = V_{\rm GS} \left(\frac{R_2}{R_{1+R_2}} \right) V_{\rm DD} = \left(\frac{20}{20+30} \right) 10$$

Assuming transistor is biased in the saturation, the drain current is

$$I_D = K (V_{GS} - V_T)^2$$

$$= (0.1 \times 10^{-3}) \times (4 - 1)^2 = 0.9 \text{ mA}$$

$$V_{DS} = V_{DD} - I_D R_D$$

$$= 10 - (0.9 \times 10^{-3}) (1.5 \times 10^3)$$

$$= 8.65 \text{ V}$$

Comment: Because V_{DS} - 8.65 V > V_{DS} (sat)

= $V_{GS} - V_T = 4 - 1 = 3$, the transistor is indeed biased in the saturation region and our analysis is valid .

2. Output Characteristics (Collector Curves)

Ans:

• It is the curve between collector current Ic and collector base voltage VCB at constant emitter current IF. The collector current is taken along Y-axis and collector-base

Notes Syllabus Question Papers Results and many more... Available @ www.binils.com

voltage magnitude along X-axis. The following figure shows the output characteristics

of a typical transistor in common base configuration.



3. Explain self bias and its stability factors.

Ans:

• A circuit which is used to establish a stable operating point is the self-biasing circuit shown in the following figure. This circuit is also known as voltage divider bias circuit.

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com



Voltage divider bias circuits

- In this circuit, the biasing is provided by three resistors: R_1 , R_2 and R_E .
- The resistors R₁ and R₂ act as a potential divider giving a fixed voltage to point B which is base.
- If collector current increases due to change in temperature or change in β , the emitter current I_E also increases and the voltage drop across R_E increases, reducing the voltage difference between base and emitter (V_{BE}).
- Due to reduction in V_{BE} , base current I_B and hence collector current I_C also reduces. Therefore, we can say that negative feedback exists in the voltage divider bias circuit.
- This reduction in collector current I_C compensates for the original change in I_C .

Stability factor S

$$S = \frac{\partial I_{C}}{\partial I_{CO}} \Big|_{V_{BE}, \beta \text{ constant}} = \frac{1+\beta}{1+\beta \left(\frac{R_{E}}{R_{E}+R_{B}}\right)}$$

... for voltage divider bias

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

Stability factor S'

S' =
$$\frac{\partial I_C}{\partial V_{BE}}\Big|_{I_{CO}} \beta \text{ constant} = \frac{-\beta}{R_B + (1+\beta)R_E}$$

... for voltage divider bias

Stability factor S"

$$S'' = \frac{\partial I_C}{\partial \beta} \Big|_{I_{CO}, V_{BE} \text{ constant}} = \frac{I_{C1}S_2}{\beta_1(1+\beta_2)}$$

where
$$S_2 = S$$
 with $\beta = \beta_2$... (2.8.5)

4. Draw the small signal equivalent circuit for FET of following figure and hence find V_{o1} / V_i and V_{o2} / V_i in terms circuit constants.



Ans:



amplifier

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

Applying KVL to the output circuit we have,

$$(I_{d} - g_{m} V_{gs}) r_{d} + I_{d} R_{s} + I_{d} R_{D} = 0...(1)$$
We know that, $V_{gs} = V_{in} - I_{d} R_{s}$
Substituting value of V_{gs} in equation (1) we get,

$$[I_{d} -g_{m} (V_{i} - I_{d} R_{s})] r_{d} + I_{d} R_{s} + I_{d} R_{D} = 0 ...(2)$$
 $\therefore I_{d} r_{d} - g_{m} V_{i} r_{d} g_{m} I_{d} R_{s} r_{d} + I_{d} R_{s} + I_{d} R_{D} = 0 ...(3)$
 $\therefore I_{d} (r_{d} + g_{m} + R_{D} + g_{m} R_{s} I_{d}) = g_{m} V_{i} r_{d} ...(4)$

$$I_{d} = \frac{g_{m} V_{i} r_{d}}{r_{d} + R_{s} + R_{D} + g_{m} R_{s} r_{d}} ...(5)$$
 \therefore

$$V_{o2} = -I_{d} R_{D}$$
 $= \frac{-g_{m} V_{i} r_{d} R_{D}}{r_{d} + R_{s} + R_{D} + g_{m} R_{s} r_{d}}$

$$V_{o1} = I_{d} R_{s}$$
 $= \frac{g_{m} V_{i} r_{d} R_{s}}{r_{d} + R_{s} + R_{D} + g_{m} R_{s} r_{d}}$

5. Explain the construction, principles and characteristics of SCR

Ans:

Types of Construction

- Three types of constructions are used to manufacture SCR,
- 1) Planar type 2) Mesa type 3) Press pack type.

4. Planar type:

This construction is used for low current SCRs. In this type, all the p-n junctions come to the same surface on the cathode side. This is shown in the following figure. All the junctions are diffused in this type of construction.

Available @ Svllabus www.binils.com **Question Papers** Results and many more



Planner type construction

The disadvantage of this type is more silicon per ampere current is required. The advantage is that the mass production is possible and large number of SCRs can be manufactured with uniform characteristics.

Mesa type:

Notes

In this construction, the junction J₂ is diffused while the outer layers are alloyed to it. This is shown in the following figure.



Mesa type construction

To handle the large currents, the molybdenum or tungsten plates are braced to p-n-p-n silicon pellet. This provides the additional mechanical strength.

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

• In this construction, area around the gate is small hence this construction is not suitable for high di / dt ratings.

Press pack type: The construction is used for high power and center gate SCRs.

A silicon wafer is used to make such a high power SCR.

• The entire circular area around the gate takes part in the initial conduction hence di/dt capability of such SCRs is large. This is shown in the following figure.



Press pack type construction

• This type of construction provides double sided cooling arrangement which is necessary for high power SCRs.

Working Principle

• The operation of SCR is divided into two categories,

i) When Gate is open, and ii) When Gate is closed.

- When gate is open: Consider that the anode is positive with respect to cathode and gate is open.
- The junctions J_1 and J_3 are forward biased and junction J_2 is reverse biased. There is depletion region around J_2 and only leakage current flows which is negligibly small.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

- Practically the SCR is said to be OFF. This is called forward blocking state of SCR and voltage applied to anode and cathode with anode positive is called forward voltage. This is shown in the following figure (a).
- With gate open, if cathode is made positive with respect to anode, the junctions Jy, J3 become gate current the regenerative action takes place and SCR conducts



Characteristics of SCR

- The characteristics are divided into two sections:
- 1. Forward characteristics:
 - It shows a forward blocking region, when IG = 0. It also shows that when forward voltage increases upto V_{BO}, the SCR turns ON and high current results. The drop across SCR reduces suddenly which is now the ohmic drop in the four layers. The current must be limited only by the external resistance inseries with the device.
 - It also shows that, if gate bias is used then as gate current increases, less voltage is required to turn ON the SCR.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

- If the forward current falls below the level of the holding current IH, then depletion region begins to develop around J₂ and device goes into the forward blocking region.
- When SCR is turned ON from OFF state, the resulting forward current is called latching current It. The latching current is slightly higher than the holding current.
- 2. Reverse characteristics:
 - If the anode to cathode voltage is reversed, then the device enters into the reverse blocking region. The current is negligibly small and practically neglected.
 - If the reverse voltage is increased, similar to the diode, at a particular value avalanche breakdown occurs and a large current flow through the device. This is called reverse breakdown and the voltage at which this happens is called reverse breakdown voltage VBR.
 - The forward breakover voltage is greater than reverse breakover voltage.

<u>UNIT- III</u>

2 - Mark 1. State Miller's theorem. Dinis Com

Ans.:

Miller's theorem states that, if Z is the impedance connected between two nodes, node 1 and node 2, it can be replaced by two separate impedances Z_1 and Z_2 ; where Z_1 is connected between node 1 and ground and Z_2 is connected between node 2 and ground. The V_i and V_o are the voltages at the node 1 and node 2 respectively. The values of Z_1 and Z_2 can be derived from the ratio of V_o and V_i (V_o / V_i), denoted as K. Thus, it is not necessary to know the values of V_i and V_o to calculate the values of Z_1 and Z_2 . The values of impedances Z_1 and Z_2 are given as

$$Z_1 = \frac{Z}{I-K}$$
 and $Z_2 = \frac{Z \cdot K}{K-I}$

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

2. What is bandwidth of an amplifier?

Ans:

The bandwidth of the amplifier is defined as the difference between the lower cut-off

frequency and the upper cut-off frequency.

$$\mathsf{BW} = \mathsf{f}_2 - \mathsf{f}_1$$

3. An NPN common emitter amplifier circuit has the following parameters. h_{fe} =50,

 $h_{ie}~$ =1k $\!\varOmega$ and R_c =3.3k $\!\Omega.$ Find the voltage gain of the amplifier.

Ans.:

$$A_{v} = \frac{A_{i}R_{L}}{R_{i}} = \frac{-h_{fe}R_{c}}{h_{ie}}$$
$$= \frac{-50 \times 3.3}{1} = -165$$
4. Define the four h-parameters.

Thus we can write h-parameters as follows :

a) With output short	b) With input open	
circuited :	circuited :	
$h_{11} = h_i$: Input resistance.	$h_{12} = h_r$: Reverse voltage transfer ratio.	
$h_{21} = h_f$: Short circuit	$h_{22} = h_0$: Output	
current gain.	admittance.	

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

- 5. Draw the hybrid small signal model of common base configuration.
 - Ans:



Transistor configuration and their hybrid model

<u>13 - Mark</u>

1. Derive the expressions for A, Ay, R; and Ro for CE amplifier using h-parameter model.

Ans:

The following figure shows the CE amplifier and its h-parameter equivalent circuit.

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com







(b) CE amplifier in its h-parameter model

• Let us analyze hybrid model to find the current gain, the input resistance, the voltage gain, and the output resistance.

Step 1: Obtain expression for current gain (A1)

Current gain (A_I) =
$$\frac{I_{\rm L}}{I_{\rm b}}$$
 = - $\frac{I_{\rm c}}{I_{\rm b}}$

From the circuit of following figure (b) we have

$$I_{c} = h_{fe} I_{b} + h_{oe} V_{c}$$

= $h_{fe} I_{b} + h_{oe} (-I_{c} R_{L})$
 $\therefore V_{c} = -I_{c} R_{L}$... (2)

$$\therefore (1 + h_{oe} R_{L}) I_{c} = h_{fe} I_{b}$$

$$\therefore \qquad \frac{I_{c}}{I_{b}} = \frac{h_{fe}}{1 + h_{oe} R_{L}}$$

$$\therefore \qquad A_{I} = -\frac{I_{c}}{I_{b}} = \frac{-h_{fe}}{1 + h_{oe} R_{L}} \qquad \dots (3)$$

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

Step 2: Obtain expression for input resistance (R_i)

Input resistance (
$$\mathbf{R}_i$$
) = $\frac{\mathbf{V}_b}{\mathbf{I}_b}$... (4)

From the input circuit of Fig. 6.4.5 (b) we have,

$$V_{\rm b} = h_{\rm ie} I_{\rm b} + h_{\rm re} V_{\rm c} \qquad \dots (5)$$

and

...

$$V_{c} = -I_{c}R_{L} = A_{I}I_{b}R_{L}$$
$$R_{i} = \frac{h_{ie}I_{b} + h_{re}A_{I}I_{b}R_{L}}{I_{b}}$$

=

$$h_{ie} + h_{re} A_{I} R_{L} \qquad \dots (6)$$

Substituting
$$A_{I} = -\frac{h_{fe}}{1 + h_{oe} R_{L}}$$

We get, $R_{i} = h_{ie} -\frac{h_{re} h_{fe} R_{L}}{1 + h_{oe} R_{L}}$... (6(a))

Step 3: Obtain expression for voltage gain (A_V)

Voltage gain (A_V) = $\frac{V_c}{V_b} = \frac{A_I I_b R_L}{V_b} = \frac{A_I R_L}{R_i}$ $\therefore \frac{I_b}{V_b} = \frac{1}{R_i} \dots (7)$

Step 4: Obtain expression for out output admittance (Y_0)

Output admittance (
$$Y_o$$
) = $\frac{I_c}{V_c}$ with $V_s = 0$... (8)

From equation (6.4.2), we have,

$$I_c = h_{fe} I_b + h_{oe} V_c$$

Dividing above equation by V_c we get,

$$Y_{o} = \frac{I_{c}}{V_{c}} = \frac{h_{fe} I_{b}}{V_{c}} + h_{oe}$$

NotesAvailable @Syllabuswww.binils.comQuestion Paperswww.binils.comResults and many more...www.binils.com

2. Derive the expressions for current gain voltage gain, input impedance and output impedance for an emitter follower circuit.

Ans.:

The Fig. 6.4.6 shows the emitter follower (CC) amplifier circuit and its h-parameter equivalent circuit.



(a) CC amplifier

Let us analyze hybrid model to find the current gain, the input resistance, the voltage gain and the output resistance.



(b) CC amplifier in its h-parameter model

Current Gain (A_i) =
$$\frac{I_L}{I_b} = -\frac{I_e}{I_b}$$

... (1)

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

From the circuit of given figure (b) we have,

$$l_{e} = h_{fc} l_{b} + h_{oc} V_{e}$$

$$= h_{fc} l_{b} + h_{oc} (- l_{e} R_{L})$$

$$\therefore V_{e} = -l_{e} R_{L} \qquad ... (2)$$

$$\therefore (1 + h_{oc} R_{L}) l_{e} = h_{fc} l_{b}$$

$$\frac{l_{e}}{l_{b}} = \frac{h_{fc}}{1 + h_{oc} R_{L}} = 20.12 \Omega$$
Where R' = Rs || R₁ || R₂ = 833.33\Omega
R_{o} = \frac{1}{25 \times 10^{-6} - (\frac{-101 \times 1}{1.2 + 83333})} = 20.12 \Omega
R'o = R_{o} || R'_{L} = 20.12 || (5 K || 20 K)

3. Derive the expressions for A_i, A_v R_i and R₀ for CB amplifier using h-parameter model.

Ans: The Following figure shows the CB amplifier and its h-parameter equivalent circuit.



(a) CB amplifier

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @



(b) h-parameter equivalent circuit for CB amplifier

Current Gain $A_i = \frac{I_L}{I_e} = \frac{-I_c}{I_e}$

From the circuit of following figure (b) we have

$$I_{c} = h_{fb}I_{e} + h_{ob}V_{c}$$

$$h_{fb} + I_b + h_{ob}(-I_cR_L)$$

$$\therefore \quad (1+h_{ob} R_L) I_c = h_{fc} I_e$$

$$\therefore \qquad \frac{I_C}{I_e} = \frac{h_{fc}}{1+h_{ob} R_L}$$

$$A_i = \frac{n_{fc}}{1 + h_{ob} R_L}$$

Input Resistance $R_i = \frac{V_e}{I_e}$

from the input circuit of Fig. 6.4.8 (b) we have

$$V_e = h_{ib} l_e + h_{rb} V_c$$

And

$$V_e = -I_c R_L = A_i l_e R_L$$

$$R_{i} = \frac{h_{ib} I_{e+} h_{rb} A_{i} I_{e} R_{L}}{I_{e}}$$

Notes Syllabus Question Papers Results and many more...

www.binils.com

$$= h_{ib} + h_{rb} A_i R_L$$

Voltage Gain
$$A_v = \frac{V_c}{V_e} = \frac{A_i I_e R_L}{V_e} = \frac{A_i R_L}{R_i}$$

 $\therefore \frac{I_e}{V_e} = \frac{1}{R_i}$

We have, $I_c = h_{fb}I_e + h_{ob}V_c$

Dividing above equation by V_c we get,

$$Y_o = \frac{I_c}{V_c} = \frac{h_{fb}I_e}{V_c} + h_{ob}$$

From the given figure (b) with $V_s = 0$ we can write

$$R_{s}I_{e} + h_{ib}I_{e} + h_{rb}V_{c} = 0$$

$$\therefore (R_{s} + h_{ib})I_{e} = -h_{rb}V_{c}$$

$$\therefore \frac{I_{e}}{V_{c}} = \frac{-h_{rb}}{R_{s} + h_{ib}}$$

$$\therefore Y_{o} = h_{ob} - \frac{h_{fb}h_{rb}}{R_{s} + h_{ib}} \text{ and } R_{o} = \frac{1}{Y_{o}}$$

4. For a CB amplifier driven by voltage source of internal resistance $R_s = 1.2 \text{ k}\Omega$ The load impedeance is $R_L = 1 \text{ k}\Omega$. The h-parameters are $h_{ib} = 22\Omega$, $h_{rb} = 3 \times 10^{-4} h_{fb} = -0.98$ and $h_{ob} = 0.5 \mu A / V$. Estimate the current gain A_i input impedance R_i voltage gain A_v . overall current gain A_{is} , overall voltage gain A_{vs} and output impedance Z_o **Ans:**

Current gain,
$$A_i = \frac{-I_c}{I_b} = \frac{-h_{fb}}{1+h_{ob}R_L}$$

= $\frac{-(-0.98)}{1+0.5 \times 10^{-6} \times 1 \times 10^3} = 0.9795$

Available in **Binils Android App** too,

Check <u>www.Photoplex.Net</u> & <u>Android App</u>

 Notes
 Available @

 Syllabus
 www.binils.com

 Question Papers
 www.binils.com

 Results and many more...
 Input impedance,

$$R_{i} = h_{ib} + h_{rb} A_{i} R_{L}$$

$$= 22 + 3 \times 10^{-4} \times (0.9795) \times 1 \times 10^{3}$$

$$= 22.29\Omega$$
Voltage gain, $A_{v} = A_{i} \frac{R_{L}}{R_{i}} = 0.9795 \times \frac{1 \times 10^{3}}{22.29} = 43.94$
 $Y_{o} = h_{ob} - \frac{h_{Bb}h_{rb}}{h_{ib} + R_{s}}$

$$= 0.5 \times 10^{-6} - \frac{(-0.98)(3 \times 10^{-4})}{22 + 1200}$$

$$= 7.4 \times 10^{-7}$$
 $R_{o} = \frac{1}{Y_{o}} = \frac{1}{7.4 \times 10^{-7}} = 1.35 \text{ M}\Omega$
 $Z_{o} = R'_{o} = R_{o} \parallel R_{L} = 1.35 \text{ M}\Omega \parallel 1 \text{ k}\Omega$

$$= 999.26 \Omega$$
 $R_{o} = \frac{1}{Y_{o}} = \frac{1}{7.4 \times 10^{-7}} = 1.35 \text{ M}\Omega$
 $Z_{o} = R'_{o} = R_{o} \parallel R_{L} = 1.35 \text{ M}\Omega \parallel 1 \text{ k}\Omega$

$$= 999.26 \Omega$$
 $R_{o} = \frac{1}{Y_{o}} = \frac{1}{7.4 \times 10^{-7}} = 1.35 \text{ M}\Omega$
 $Z_{o} = R'_{o} = R_{o} \parallel R_{L} = 1.35 \text{ M}\Omega \parallel 1 \text{ k}\Omega$

$$= 999.26 \Omega$$
 $A_{vs} = A_{v} \frac{R_{i}}{R_{i} + R_{s}}$

$$= 43.94 \times \frac{22.29}{22.29 + 1200} = 0.8$$
 $A_{IS} = \frac{I_{L}}{I_{S}} = \frac{I_{L}}{I_{C}} \times \frac{I_{C}}{I_{E}} \times \frac{I_{C}}{I_{S}}$
where $I_{L} = -I_{C}$ and $I_{S} = I_{e}$

$$= \frac{I_{C}}{I_{S}} = (-1) \times - (A_{i}) \times 1 = A_{i} = 0.9795$$

Available in <u>Binils Android App</u> too,

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

5. Ex. 6.9.3 Determine the low frequency response of the amplifier circuit shown in the following figure.



Ans.:

It is necessary to analyze each network to determine the critical frequency of the amplifier

1. Input RC network:

$$f_{c} (input) = \frac{1}{2 \pi [R_{s} + (R_{1} \parallel R_{2} \parallel h_{ie})] C_{1}}$$

$$= \frac{1}{2 \pi [680 + (68 K \parallel 22K \parallel 1.1 K)] \times 0.1 \times 10^{-6}}$$

$$= \frac{1}{2 \pi [680 + 1031.7] \times 0.1 \times 10^{-6}} = 929.8 \text{ Hz}$$

2. Output RC network

$$f_{c \text{(output)}} = \frac{1}{2 \pi (R_{C} + R_{L}) C_{2}}$$
$$= \frac{1}{2 \pi (22 \text{ K} + 10 \text{ K}) \times 0.1 \times 10^{-6}}$$
$$= 130.45 \text{ Hz}$$

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

c) Bypass RC network :



- We have calculated all the three critical frequencies:
 - a) f_{c} (input) 929.8 Hz
 - b) f_c (output) 130.45 Hz
 - c) f_c (bypass) = 923.7 Hz
- The above analysis shows that the input network produces the dominant lower critical frequency. The following figure shows low frequency response of the given amplifier.



Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

6. For CS MOSFET amplifier, $R_{si} = 100 \text{ K}\Omega$, $R_G = 4.7 \text{ M}\Omega$, $R_D = 15 \text{ K}$, $R_L = 15 \text{ K}$, $g_m = 1 \text{ mA/V}$, $r_o = 150 \text{ k}32$, $C_{gs} = 1 \text{ pF}$ and Cod = 0.4 pF. Find the midband gain A_M and the upper 3 dB frequency, f_H



Ans:

$$A_{M} = -\frac{R_{G}}{R_{G} + R_{si}} g_{m} R'_{L}$$



Notes Svllabus **Question Papers** Results and many more

Available @

www.binils.com

<u>UNIT - IV</u>

2 - Mark

1. What is the overall current gain for a cascode connection?

Ans.:

The overall current gain of cascode connection is

 $A_{\rm I} = A_{\rm I1} \times A_{\rm I2}$

where A_{I2} (Current gain of CB amplifier) $\rightarrow 1$

 $A_{\rm I} \approx A_{\rm I1}$ (Current gain of CE amplifier) ...

2. What is the coupling schemes used in multistage amplifiers?

Ans.:

1. RC coupling

- 2. Transformer coupling and
- 3. Direct coupling
- 3. Define CMRR. What is its ideal value?

Ans.:

The ability of a differential amplifier to reject a common mode signal is expressed by a ratio called common mode rejection ratio denoted as CMRR. It is defined as the ratio of the differential voltage gain Ad to common mode voltage gain Ac.

$$\therefore \qquad CMRR = \rho = \left| \frac{A_d}{A_c} \right|$$

Its ideal vale is infinite (∞).

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

4. What is narrow band neutralization?

Ans.:

A process of canceling the instability effect due to the collector to base capacitance of the transistor in tuned circuits by introducing a signal which cancels the signal coupled through the collector to base capacitance is called narrow band neutralization.

5. What is the need for neutralization in tuned amplifiers?

Ans.:

In tuned RF amplifiers, at high frequencies centered around a radio frequency the inter junction capacitance between base and collector, Coc of the transistor becomes dominant, i.e., its reactance becomes low enough to be considered. As reactance of Coc at RF is low enough it provides the feedback path from collector to base. If this feedback is positive, the circuit is converted to an unstable one, generating its own oscillations and can stop working as an amplifier. In order to prevent oscillations without reducing the stage gain neutralization is used in tuned amplifiers.

6. Mention two applications of tuned amplifiers.

Ans.:

The important applications of tuned amplifiers are as follows:

- Tuned amplifiers are used in radio receivers to amplify a particular band of frequencies for which the radio receiver is tuned.
- **2.** Tuned class B and class C amplifiers are used as an output RF amplifier in radio transmitters to increase the output efficiency and to reduce the harmonics.
- **3.** Tuned amplifiers are used in active filters such as low pass, high pass and band pass to allow amplification of signal only in the desired narrow band.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

7. A tuned circuit has resonant frequency of 1600 kHz and bandwidth of 10 kHz. What is the value of its Q-factor?

Ans.:

Given: $f_r = 1600 \text{ kHz}$ and BW = 10 kHz

$$Q = \frac{f_r}{BW} = \frac{1600}{10} = 160$$

<u> 13 - Mark</u>

Ex. 8.10.11 The drain circuit of a FET tuned radio frequency amplifier has a 100 pF capacitor placed in parallel with an inductor L, whose unloaded Q-factor is 100. If the frequency of resonance is 1 MHz and the transistor output resistance is 20 KS calculate the loaded Q-factor, inductance and loaded bandwidth.

Ans.:

The total resistive loading on the tuned circuit consists of the transistor output impedance and the dynamic impedance in parallel R = RRp/(Rs + Rp). The dynamic impedance using the unloaded Q-factor is

$$R_{p} = \frac{Q_{U}}{\omega_{0}C} = \frac{100}{2\pi (1 \times 10^{6})(100 \times 10^{-12})}$$
$$= \frac{10^{6}}{2\pi} = 159 \text{ k}\Omega$$

The total resistance loading R is given by

$$\mathsf{R} = R_o \parallel R_p$$

Where R_0 is the transistor out put resistance

$$= \frac{20 \text{ K} + 159 \text{ K}}{(20 \text{ K} + 159 \text{ K})} = 17.76 \text{ k}\Omega$$

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

Since the unloaded Q-factor is greater than 10, the dynamic impedance

$$R_{p} = Q_{U}^{2} R_{coil}$$

$$R_{coil} = \frac{R_{p}}{Q_{U}^{2}} = \frac{159 \times 10^{3}}{(100)^{2}} = 15.9 \Omega$$

The unload Q-factor is given by,

$$Q_{L} = \frac{Q_{U}}{1 + R_{p}/R} = \frac{100}{1 + (159 \text{ K}) / (17.76 \text{ K})}$$

= 10

The unloaded Q-factor is given by,

$$Q_{U} = \frac{\omega_{0}L}{R_{coil}}$$

$$\therefore \qquad L = \frac{Q_{U} \times R_{coil}}{\omega_{0}} = \frac{100 \times 15.9}{2\pi(1 \times 10^{6})}$$

$$= 0.253 \text{ mH}$$

The unloaded banwidth is given by

$$B_{WU} = \frac{f_0}{Q_U} = \frac{1 \text{ MHz}}{100} = 10 \text{ kHz}$$

The loaded bandwidth is given by,

$$B_{WL} = \frac{f_0}{Q_L} = \frac{1 \text{ MHz}}{100} = 100 \text{ kHz}$$

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

Design a tuned amplifier using FET to have f_0 = 1 MHz, 3 dB bandwidth is 10 kHz and maximum gain is - 10 FET has g_m = 5 mA/V, r_d = 10 K.

Ans.:

The maximum gain of the amplifier is given by,



Tuned amplifier

$$A_{i(max)} = -g_m R$$

$$\therefore \qquad R = -\frac{(-10)}{5 \text{ mA/V}} = 2 \times 10^3 \Omega$$

The 3 dB bandwidth of the amplifier is given by,

$$BW = \frac{1}{2 \pi RC}$$

$$C = \frac{1}{2 \pi R BW} = \frac{1}{2 \pi \times 2 \times 10^{3} \times 10 \times 10^{3}}$$

$$= 7.957 \text{ nF}$$

The resonant frequency is given by,

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

$$\therefore 1 \times 10^6 = \frac{1}{2\pi\sqrt{L \times 7.957 \times 10^{-9}}}$$

$$\therefore L = 3.183 \,\mu\text{H}$$

$$R = R_p \parallel r_d$$

$$\therefore \frac{1}{R_p} = \frac{1}{R} - \frac{1}{r_d} = \frac{1}{2K} - \frac{1}{10K}$$

Notes Syllabus Question Papers Results and many more... Available @ www.binils.com

 $\therefore \qquad R_p = 2.5 \text{ k}\Omega$ $Q_0 = \frac{R_p}{\omega_0 \text{ L}}$ $= \frac{2.5 \text{ k}\Omega}{2 \times \pi \times 1 \times 10^6 \times 3.183 \times 10^{-6}} = 125$ $R_s = \frac{\omega_0 \text{ L}}{Q_0} = \frac{2 \times \pi \times 1 \times 10^6 \times 3.183 \times 10^{-6}}{125}$ $= 0.16 \Omega$

2. single tuned transistor amplifier is used to amplify modulated RF carrier of 600 kHz and bandwidth of 15 kHz. The circuit has a total output resistance. Rt =20 k Ω and output capacitance C_o = 50 pF. Calculate values of inductance and capacitance of the tuned circuit.

Ans: Given: $f_r = 600 \text{ kHz}, \text{BW} = 15 \text{ kHz}$ $R_t = 20 \text{ k}\Omega$ $C_{eq} = (50 \text{ pF} + \text{c})$ $C_{eff} = \frac{f_r}{\text{BW}} = \frac{600 \text{ kHz}}{15 \text{ kHz}} = 40$

1. We know that,

 $Q_{eff} = \omega_r C_{eq} R_t$ $\therefore \qquad C_{eq} = \frac{Q_{eff}}{\omega_r R_t} = \frac{40}{2\pi \times 600 \times 10^3 \times 20 \times 10^3}$ = 530.5 pF $C_{eq} = (50 \text{ pF} + \text{C})$ $\therefore \qquad C = 530.5 \text{ pF} - 50 \text{ pF} = 480.5 \text{ pF}$

2. We know that, *Available in <u>Binils Android App</u> too,*

Check <u>www.Photoplex.Net</u> & <u>Android App</u>

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com

$$f_{\rm r} = \frac{1}{2\pi\sqrt{LC_{eq}}}$$

$$L = \frac{1}{(2\pi f_{\rm r})^2 C_{eq}}$$

$$= \frac{1}{(2\pi \times 600 \times 10^3)^2 \times 530.5 \times 10^{-12}}$$

$$= 1326.6 \,\mu\text{H}$$

...

If class C tuned amplifier has $R_L = 6 \text{ k} \Omega$ and required tank circuit Q =80. Calculate the values of L and C of the tank circuit. Assume $V_{cc} = 20 \text{ V}$, resonant frequency = 5 MHz and worst case power dissipation = 20 mW.

Ans:

We know that,

$$P_{D \max} = \frac{\left(V_{pp\max}\right)^{2}}{40 r_{c}} = \frac{\left(2 V_{CC}\right)^{2}}{40 r_{c}}$$

$$\therefore r_{c} = \frac{\left(2 V_{CC}\right)^{2}}{40 \times P_{D\max}} = \frac{\left(2 \times 20\right)^{2}}{40 \times 20 mW}$$

$$= 2 k\Omega$$
We know that,

$$r_{c} = R_{p} \parallel R_{L}$$

$$\frac{1}{R_{p}} = \frac{1}{r_{c}} - \frac{1}{R_{L}} = \frac{1}{2 \text{ K}} - \frac{1}{6 \text{ K}}$$

$$= 3.33 \times 10^{-4}$$

$$\therefore \qquad R_{p} = 3 \text{ k}\Omega$$

We know that

Available in <u>Binils Android App</u> too,

Notes Syllabus Question Papers Results and many more...

÷.

Available @

www.binils.com

$$f_r = \frac{1}{2\pi\sqrt{LC}}$$
$$C = \frac{1}{(2\pi)^2 L f_r^2}$$

$$= \frac{1}{(2\pi)^2 \times 1.19 \times 10^{-6} \times (5 \times 10^6)^2}$$

= 851 pF

<u>UNIT - V</u>

2 - Mark

1. Mention the three networks that are connected around the basic amplifier to implement feedback concept.

Sampling network, feedback network and mixer network.

2. What is loop gain or return ratio?

Ans.:

Ans.:

A path of a signal from input terminals through basic amplifier, through the feedback network and back to the input terminals forms a loop. The gain of this loop is the product -AB. This gain is known as loop gain or return ratio.

3. What is the condition required for satisfactory operation of a negative feedback amplifier?

Ans.:

The condition for the negative feedback is that the part of the output signal which is

feedback to the input of the amplifier and the input signal should be out of phase.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

4. Give the Barkhausen's criterion for oscillators.

Ans.:

The Barkhausen criterion states that:

1. The total phase shift around a loop, as the signal proceeds from input through amplifier, feedback network back to input again, completing a loop, is precisely 0° or 360° , or of course an integral multiple of 2π radians.

5. Differentiate oscillator with amplifier.

Sr. No.	Amplifier	Oscillator
1.	It uses negative feedback.	It uses positive feedback.
2.	Input is required.	Input is not required.
		It produces constant frequency const
3.	It produces amplified output.	amplitude output.
4.	Phase shift depends on the	Total phase shift has to be 360 aroun
	configuration.	loop.
5.	Amplifier has required bandwidth	Bandwidth is ideally zero as
	depending upon the applications.	operation is at single frequency.
6.	Used generally in audio and video	Used in signal generators, heterodyn
	circuits.	receivers, clocks etc.

6. What are the advantages of crystal oscillators?

Ans.:

The features of crystal oscillator are,

 It produces extremely stable outputs. Due to replacement of transistors or elements like inductors and capacitors in conventional oscillators, the frequency may get changed. In crystal oscillators such a change is not possible.

Available in <u>Binils Android App</u> too,

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

- 2. The temperature has no effect on the frequency.
- 3. It has very much reduced phase noise.
- 4. The crystal frequency depends on its physical dimensions hence proper frequency rating can be achieved by cutting crystal to proper dimensions.
- 5. Aging rates of crystals are 2×10^{-8} per year, for a quartz crystal. This is negligibly small.
- 6. In a quartz crystal, the frequency drift with time is, typically less than 1 part in 10^6 i.e.
- 7. 0.0001 % per day. This is also very very small.

In all, the frequency stability of crystal oscillators is very very good.

<u>13 - Mark</u>

- 6. An amplifier has a mid frequency gain of 100 and a bandwidth of 200 kHz.
 - 1. What will be the new bandwidth and gain, if 5 % negative feedback is introduced?

2. What should be the amount of feedback, if the bandwidth is to be restricted to 1 MHz? Ans:

Given : A = 100 BW = 200 kHz and β = 0.05

1.
$$A_{vf} = \frac{A_v}{1+\beta A_v} = \frac{100}{1+0.05 \times 100} = 16.67$$

 $BW_f = BW \times (1+\beta A_v)$
 $= 200 \times 10^3 \times (1+0.05 \times 100) = 1.2$ MHz
2. Given $BW_f = 1$ MHz
 $1 \times 10^6 = BW (1+\beta A_v)$
 $= 200 \times 10^3 \times (1+\beta \times 100)$
 $\beta = 0.04$

7. Design a RC phase shift oscillator to generate 5 kHz sine wave with 20 V peak to peak amplitude. Draw the designed circuit. Assume h_{fe} = 150.

Notes	Available @
Syllabus Quastion Papars	www.binils.com
Results and many more	

Ans.:

For RC phase shift oscillator,

$$h_{fe} = 4k + 23 + \frac{29}{k} \qquad \dots \text{ given } h_{fe} = 150$$

$$\therefore \qquad 150 = 4k + 23 + \frac{29}{k}$$

i.e. $4k^2 - 127 \ k + 29 = 0$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 31.52 \ , 0.23, \qquad \text{Select } k = 0.23$$

$$\therefore \qquad k = 12.1 \ k\Omega = 12 \ k\Omega$$

$$k = \frac{R_C}{R} \quad \text{i.e. } R_C = kR = 2.7 \ k\Omega$$

- Neglecting effect of biasing resistances assuming them to be large and selecting transistor with $h_{ie}~$ = 2 k Ω ,

$$R'_i = h_{ie} = 2 k\Omega$$
,

: Last resistance in phase shift network

 $R_3 = R - R'_i = 12 - 2 = 10 \text{ k}\Omega$

• Using the **back to back** connected Zener diodes of $9.3 \vee (V_z)$ each at the output of emitter follower and using this at the output of the oscillator, the output amplitude can be controlled to 10 V i.e. 20 V peak to peak. The Zener diode 9.3 V and forward biased diode of 0.7 V gives total 10 V.

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

• The designed circuit is as shown in the following figure.



3. Hartley Oscillator

Ans:

 It uses two inductive reactances and one capacitive reactance in its feedback network. Depending on the active device used in amplifier stage, the two types of Hartley oscillators are,

i) BJT Hartley oscillator ii) FET Hartley oscillator.

Transistorised Hartley Oscillator

- The Fig. 10.9.1 shows the practical circuit of Hartley oscillator using BJT as an active device. The resistances R1, R2 and RE are the biasing resistors.
- The RFC is radio frequency choke whose reactance value is very high at high frequency and can be treated as open circuit. While for d.c. operation, it is shorted hence does not cause problems for d.c. operation.
- Due to RFC, the isolation between a.c. and d.c. operation is achieved. The Cc, and Cc2 are the coupling capacitors while CE is the emitter bypass capacitor. The CE amplifier provides phase shift of 180.
- In the feedback circuit, as the centre of L, and L2 is grounded, it provides additional phase shift of 180. This satisfies Barkhausen condition. In this

oscillator, X1 =
$$\omega$$
 L₁, X₂ = ω L₂, X₃ = - $\frac{1}{\omega C}$

Notes Syllabus *Question Papers* Results and many more Available @

www.binils.com

For LC oscillator, $X_1 + X_2 + X_3 = 0$

$$\therefore \qquad \omega L_1 + \omega L_2 - \frac{1}{\omega C} = 0$$

io

i.e.
$$\omega(L_1 + L_2) = \frac{1}{\omega C}$$
$$\therefore \omega = \frac{1}{\sqrt{(L_1 + L_2)C}} \quad \text{i.e.} \quad f = \frac{1}{2\pi\sqrt{(L_1 + L_2)C}}$$

The inductance $L_1 + L_2$ is equivalent inductance denoted as Leg. To satisfy IA β I = 1, • the hfe of the BJT used must be L_1 / L_2

$$h_{fe} = \frac{L_1}{L_2}$$

Practically L_1 and L_2 are wound on a single core and there exists a mutual • inductance M between them.

In this case,
$$\boxed{\begin{array}{c}L_{eq} = L_1 + L_2 + 2M \\ \hline f = \frac{1}{2\pi\sqrt{L_{eq}C}} \\ and \\ \hline h_{fe} = \frac{L_1 + M}{L_2 + M} \end{array}}$$

- If capacitor C is kept variable, frequency can be varied over wide range. •
- 4. A current series feedback amplifier is shown in the figure given below.

It has the following parameters:

$$R1 = 20 \text{ K}\Omega$$
, $R_2 = 20 \text{K}\Omega$, hie = 2 k Ω , $R_L = 1 \text{ k}\Omega$,

 $R_e = 100 \text{ k}\Omega$, $h_{fe} = 80$; $h_{re} = 0$; $h_{oe} = 0$.

Calculate G_M . β . R_{if} and A_{uf}

Notes Syllabus Question Papers Results and many more... Available @

www.binils.com



Ans:

The Following figure shows the equivalent circuit for the given current series feedback amplifier.

 $\begin{array}{c}
\begin{array}{c}
\begin{array}{c}
\begin{array}{c}
\begin{array}{c}
\begin{array}{c}
\end{array}\\
\end{array}\\
\end{array}\\
\end{array}\\
\end{array}\\
\end{array}
\end{array}$

The open loop transfer gain is given by

$$G_{M} = \frac{I_{o}}{V_{i}} = \frac{-h_{fe}I_{b}}{V_{i}} \qquad \because I_{o} = -h_{fe}I_{b}$$
$$= \frac{-h_{fe}I_{b}}{V_{i}} = \frac{-h_{fe}I_{b}}{I_{b}(h_{ie} + R_{e})} = \frac{-h_{fe}}{h_{ie} + R_{e}}$$
$$= \frac{-80}{2000 + 100} = -0.038$$
$$\beta = \frac{V_{f}}{I_{o}} = \frac{I_{e}R_{e}}{I_{o}} = \frac{-I_{o}R_{e}}{I_{o}} = -R_{e} \qquad \because I_{e} = -I_{o}$$
$$= -100$$
$$D = 1 + \beta G_{M} = 1 + (-100) (-0.038) = 4.81$$

Notes Syllabus Question Papers Results and many more...

www.binils.com

Available @

 $G_{MF} = \frac{-0.038}{4.81} = -7.9 \times 10^{-3}$ $A_{vf} = G_{MF} \times R_{L} = -7.9 \times 10^{-3} \times 1000 = -7.9$ $R_{i} = h_{ie} + R_{e} = 2000 + 100 = 2100 \Omega$ $R'_{i} = R_{1} || R_{2} || R_{i} = 1.735 \text{ k}\Omega$ $R_{if} = R_{i}D = 2100 \times 4.81 = 10.1 \text{ k}\Omega$

www.binils.com