## B.E/B.TECH, M.E/M.TECH, MBA, MCA, POLYTECHNIC & SCHOOLS

Notes
Syllabus
Question Papers
Results and Many more...

www.binils.com

Available @

B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2019.  Third Semester  Electrical and Electronics Engineering  EE 8351 — DIGITAL LOGIC CIRCUITS  (Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)  (Regulation 2017)  Sime: Three hours  Maximum: 100 marks  Answer ALL questions.  PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Electrical and Electronics Engineering  EE 8351 — DIGITAL LOGIC CIRCUITS  (Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)  (Regulation 2017)  Time: Three hours  Maximum: 100 marks  Answer ALL questions.  PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Electrical and Electronics Engineering  EE 8351 — DIGITAL LOGIC CIRCUITS  (Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)  (Regulation 2017)  Time: Three hours  Maximum: 100 marks  Answer ALL questions.  PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
(Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)  (Regulation 2017)  (Regulation			
(Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)  (Regulation 2017)  (Regulation			
(Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)  (Regulation 2017)  Sime: Three hours  Maximum: 100 marks  Answer ALL questions.  PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Answer ALL questions.  PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Answer ALL questions.  PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
PART A — (10 × 2 = 20 marks)  Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Convert (101.01) <sub>2</sub> to decimal number.  Give each one example for error detecting code and error correcting code.  Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of A + A'D + AC'.  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
2. Give each one example for error detecting code and error correcting code.  3. Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  4. Find the result of $A + A'D + AC'$ .  5. Write down the characteristic table of JK flip-flop.  6. What is FSM? List its two basic types.  7. Define metastable state.  8. Draw the structure of PAL.  8. State the purpose of test bench.			
Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.  Find the result of $A + A'D + AC'$ .  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Find the result of $A + A'D + AC'$ .  Write down the characteristic table of JK flip-flop.  What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
What is FSM? List its two basic types.  Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
Define metastable state.  Draw the structure of PAL.  State the purpose of test bench.			
2. State the purpose of test bench.			
10. Write a VHDL program for an EX-NOR gate using behavioural coding.			
PART B — (5 × 13 = 65 marks)			
1 () () D : 0: 1111			
(i) Design a 3-input NAND gate circuit using TTL logic. (7)  (ii) Explain in detail, the generation of Hamming code for 4-bit data. (6)			
Or			

Question Paper Sponsored by M.E.T. Engineering College, Chenbagaramanputhoor, Kanyakumari Dist.

## B.E/B.TECH, M.E/M.TECH, MBA, MCA, POLYTECHNIC & SCHOOLS

Notes Syllabus Question Papers Results and Many more...

www.binils.com

Available @

Design a 2 input NOR gate using CMOS logic. (7)	(b) (i)		
Explain the operation of RTL inverter circuit with relevant	(ii)		
diagrams. (6)	(a) (i)	)	12.
Design a $3 \times 8$ decoder using $2 \times 4$ decoders. Draw the truth table. (7)	(a) (i)	4.	14.
Design a full adder circuit using logic gates. (6) Or	(ii)		
Simplify and implement the logic function $F(A,B,C) = \Sigma(0,1,4,5,7)$ using logic gates.	(b) (i)		
Design a $4 \times 2$ priority encoder using logic gates. (6)	(ii)		
Design a 2-bit synchronous sequential down counter. (7)	(a) (i)	3.	13.
Explain the operation of a 3-bit universal shift register. (6)  Or	(ii)		
Explain Moore and Mealy models with the help of block diagrams.	(b) (i)		
Draw the state table for the following state diameter.	(ii)		
Draw the state table for the following state diagram. (6) $X = 1$	(11)		
$X = 0 \underbrace{\left(\frac{S_0}{Z = 0}\right)}_{X = 1} \underbrace{\left(\frac{S_1}{Z = 1}\right)}_{X = 0} X = 0$			
Design a Modulo-6 asynchronous binary up-counter. (7)	(a) (i)		14.
Implement the functions $F_1(X,Y,Z) = \Sigma(1,2,4,5)$	(ii)		
$F_2(X,Y,Z) = \Sigma(0,1,3,4)$ and $F_3(X,Y,Z) = \Sigma(23,6,7)$ using a single PROM grid. (6)			
Or			
Differentiate PAL and PLA implementations with the help of the same example $F_2(a,b,c) = \Sigma(0,1,3,4,6,7)$ . (7)	(b) (i)		
Explain the structure of CPLD with the help of a block diagram. (6).	(ii)		
Draw the VLSI design flow chart used for IC design and fabrication.	(a) (i)		. 15.
Write down a VHDL code for 8 × 1 Demultiplexer. (6)	(ii)		
Or  Illustrate the two approaches used in VHDL coding with full adder	(b) (i)		
design as your example. (7) What are components in VHDL? Show step-by-step how a NOR	(ii)		
gate component can be created and added in the library. (6)			
2 80126			


Question Paper Sponsored by M.E.T. Engineering College, Chenbagaramanputhoor, Kanyakumari Dist.

## B.E/B.TECH, M.E/M.TECH, MBA, MCA, POLYTECHNIC & SCHOOLS

Notes
Syllabus
Question Papers
Results and Many more...

www.binils.com

Available @



Question Paper Sponsored by M.E.T. Engineering College, Chenbagaramanputhoor, Kanyakumari Dist.