Electronic Circuits - I

3. JFET and MOSFET Amplifiers

UNIT III

JFET and MOSFET Amplifiers

3.1. JFET amplifiers:

JFET amplifiers provide an excellent voltage gain with the added advantages of a high input impedance. Because of their high input impedance and their high input impedance and other characteristics JFETs are often preferred over BJTs for certain types of applications. There are three basic FET circuit configurations.

1. Common source

2. Common drain

3. Common gate

The only difference is that BJT controls a large output (collector) current by means of a relative small input (base current), whereas, FET controls an output (drain) current by means of small input (gate) voltage. It is important to note that in both the cases the output current is the controlled variable.

3.1.1. Small signal AC equivalent circuit for JFET:



Fig 3.1. JFET low frequency a.c. equivalent circuit for n-channel JFET

The change in drain current due to change in gate to source voltage can be determined using the transconductance factor g_m .

$$g_{m} = \frac{\Delta I_{D}}{\Delta V_{G S}}$$

Amplification factor, $\mu = g_m r_d$

Drain resistance, $r_d = \frac{\Delta V_{DS}}{\Delta I_D}$

Ponjesly College of Engineering

3.2. Common source (CS) amplifier:

3.2. 1. Common source amplifier with fixed bias:



Fig 3.2. Common source JFET amplifier with fixed bias



Fig 3.3. a.c. equivalent model for the common source amplifier circuit with fixed bias

i) Input impedance:

 $Z_i = R_G$

ii) Output Impedance:

$$Z_0 = R_D || r_d$$
$$Z_0 \approx R_D \qquad \because r_d \gg R_D$$

iii) Voltage gain:

$$A_{V} = \frac{V_{ds}}{V_{gs}} = \frac{V_{o}}{V_{i}}$$
$$V_{0} = -g_{m}V_{gs}(r_{d} \mid \mid R_{D})$$

Ponjesly College of Engineering

Electronic Circuits - I

3. JFET and MOSFET Amplifiers

$$A_{V} = \frac{V_{0}}{V_{i}} = \frac{-g_{m}(r_{d} \mid \mid R_{D})V_{gs}}{V_{gs}}$$
$$= -g_{m}(r_{d} \mid \mid R_{D})$$

$$A_V \approx -g_m R_D$$

3.2.2. CS amplifier with self bias (Bypassed R_S):



Fig 3.4. Common source amplifier with self bias



Fig 3.5. a.c. equivalent model for the common source amplifier with self bias

Ponjesly College of Engineering

Electronic Circuits - I

3. JFET and MOSFET Amplifiers

i) Input impedance:

 $Z_i = R_G$

ii) Output Impedance:

$$Z_0 = r_d \mid \mid R_D \mid \mid R_L$$

If
$$r_d \gg R_D \mid \mid R_L$$
 , $Z_0 \approx R_D \mid \mid R_L = R_L$

iii) Voltage gain:

$$V_0 = -g_m V_{gs}(r_d || R_D || R_L)$$

$$A_V = \frac{V_0}{V_i} = \frac{-g_m V_{gs}(r_d || R_D || R_L)}{V_{gs}}$$

$$= -g_m (r_d || R_D || R_L)$$

$$A_V \approx -g_m (R_D || R_L) \qquad \because r_d \gg R_D || R_L$$

3.2.3. CS amplifier with self bias (Unbypassed R_s):



Fig 3.6. CS amplifier with self bias having Unbypassed Rs

Ponjesly College of Engineering



Fig 3.7. Low frequency a.c. equivalent model for the CS amplifier with self bias having Unbypassed $R_{\rm S}$

i) Input impedance:

$$Z_i = R_G$$

ii) Output Impedance:

$$\begin{split} Z_{0} &= Z_{o}^{'} \mid \mid R_{D} \mid \mid R_{L} \\ Z_{o}^{'} &= \frac{V_{o}}{I_{d}} \mid V_{i} = 0 \\ V_{o} &= (I_{d} - g_{m}V_{gs})r_{d} + I_{d} R_{s} \qquad \because I_{rd} = I_{d} - g_{m}V_{gs} \\ &= I_{d}r_{d} - g_{m}V_{gs}r_{d} + I_{d}R_{d} \end{split}$$

Applying KVL to the input circuit,

$$\begin{split} V_i - \, v_{gs} - \, I_d \; R_s &= 0 \\ V_{gs} &= V_i - \; I_d R_s \end{split}$$

Sub $V_i = 0$,

$$V_{gs} = -I_d R_s$$

Sub $V_{gs}\xspace$ in V_0 equation,

$$V_{o} = I_{d}r_{d} - g_{m}(-I_{d}R_{s})r_{d} + I_{d}R_{s}$$
$$V_{o} = I_{d}(r_{d} + g_{m}R_{s}r_{d} + R_{s})$$
$$Z_{o}^{'} = \frac{V_{o}}{I_{d}} = r_{d} + \mathbb{Z}R_{s} + R_{s} \qquad \because \mu = g_{m}r_{d}$$
$$Z_{o}^{'} = r_{d} + R_{s}(1 + \mathbb{Z})$$

Ponjesly College of Engineering

Electronic Circuits - I

iii) Voltage gain A_v:

$$\begin{aligned} A_{v} &= \frac{v_{o}}{v_{i}} \\ V_{o} &= -I_{d} R_{L}' \\ R_{L}' &= R_{D} ||R_{1}| \end{aligned}$$

Applying KVL to the output side,

$$\begin{split} (I_d - g_m V_{gs}) r_d + I_d R_s + I_d R_L^{'} &= 0 \\ V_{gs} &= V_i - I_d R_s \\ [I_d - g_m (V_i - I_d R_s)] r_d + I_d R_s + I_d R_L^{'} &= 0 \\ I_d r_d - g_m V_i r_d + g_m I_d R_s r_d + I_d R_s + I_d R_L^{'} &= 0 \\ I_d [r_d + g_m R_s r_d + R_s + R_L^{'}] &= g_m V_i r_d \\ I_d &= \frac{g_m V_i r_d}{r_d + g_m R_s r_d + R_s + R_L^{'}} \end{split}$$

Sub I_d in V_o ,

$$V_{o} = \frac{-g_{m}V_{i}r_{d}R_{L}^{'}}{r_{d} + R_{s} + R_{L}^{'} + g_{m}R_{s}r_{d}}$$
$$\frac{V_{o}}{V_{i}} = \frac{-g_{m}r_{d}R_{L}^{'}}{r_{d} + R_{s} + R_{L}^{'} + g_{m}R_{s}r_{d}}$$

Dividing numerator & denominator by r_d ,

$$A_{v} = \frac{V_{o}}{V_{i}} = \frac{-g_{m}r_{d}R_{L}}{1 + g_{m}R_{s} + \frac{R_{s} + R_{L}^{'}}{r_{d}}}$$
$$A_{v} = \frac{-g_{m}R_{L}^{'}}{1 + g_{m}R_{s}} \qquad \because r_{d} \gg R_{s} + R_{L}^{'}$$

3.2.4. CS amplifier with voltage divider bias (Bypassed Rs):

$$R_{G} = R_{1} | |R_{2}$$
$$Z_{i} = R_{G}$$

Ponjesly College of Engineering



3. JFET and MOSFET Amplifiers



Fig 3.8. CS amplifier with voltage divider bias



Fig 3.9. Low frequency a.c. equivalent model for the CS amplifier with voltage divider $z_o = r_d | \; |R_D| \; |R_L$

$$\begin{aligned} Z_o &= R_D | |R_L & \because r_d \gg R_D \\ A_v &= \frac{V_o}{V_i} \\ V_o &= -g_m V_{gs}(r_d || R_D || R_L) \\ A_v &= \frac{V_o}{V_{gs}} = -g_m (R_D || R_L) \end{aligned}$$

Ponjesly College of Engineering

3.2.5. CS amplifier with voltage divider bias (Unbypassed Rs):



Fig 3.10. CS amplifier with voltage divider bias having Unbypassed Rs



Fig 3.11. Low frequency a.c. equivalent model for the CS amplifier with voltage divider bias having Unbypassed Rs

$$Z_{i} = R_{G}$$

$$Z_{i} = Z_{o}^{'} ||R_{D}||R_{L}$$

$$Z_{o}^{'} = r_{d} + g_{m}R_{s}r_{d} + R_{S}$$

$$Z_{o}^{'} = r_{d} + R_{s}(1 + \mathbb{Z}) \qquad \because \mu = g_{m}r_{d}$$

$$A_{V} = \frac{-g_{m}R_{L}^{'}}{1 + g_{m}R_{s}}$$

Ponjesly College of Engineering

3.3. Common drain amplifier (Source follower):



Fig 3.12. Common drain amplifier circuit



Fig 3.13. Simplied low frequency a.c. equivalent model for common drain circuit The source voltage,

$$V_s = V_G + V_{GS}$$

i) Input impedance:

 $Z_i = R_G$

ii) Output impedance:

Applying KCL at source mode S,

$$I_o + g_m V_{gs} = I_{rd} + I_{RL}$$
$$I_o + g_m V_{gs} = \frac{V_o}{r_d} + \frac{V_o}{R'_L}$$

Ponjesly College of Engineering

Electronic Circuits - I

Apply KVL to the closed path,

$$\begin{split} V_i &- V_{gs} - V_o = 0 \\ V_{gs} &= -V_o \qquad \because V_i = 0 \end{split}$$

Sub V_{gs} in I_o ,

$$\begin{split} I_{o} &= V_{o}g_{m} + \frac{V_{o}}{r_{d}} + \frac{V_{o}}{R_{L}^{1}} = V_{o}\left[\frac{1}{\frac{1}{gm} + \frac{1}{r_{d}} + \frac{1}{R_{L}^{'}}}\right] \\ Z_{o} &= \frac{V_{o}}{I_{o}} = \frac{1}{\frac{1}{gm} + \frac{1}{r_{d}} + \frac{1}{R_{L}^{'}}} = \frac{1}{\frac{1}{\frac{1}{gm}} + \frac{1}{r_{d}} + \frac{1}{R_{L}^{'}}} \\ Z_{o} &= r_{d} \mid |R_{L}^{'}| \mid \frac{1}{gm} \\ Z_{o} &= r_{d} \mid |Z_{o} = r_{d}| \mid R_{s} \mid |R_{L}| \mid \frac{1}{gm} \qquad \because R_{L}^{'} = R_{s} \mid |R_{L}| \end{split}$$

iii) Voltage gain (A_v):

$$A_{v} = \frac{V_{o}}{V_{i}}$$
$$V_{o} = g_{m}V_{gs}(r_{d}||R_{L}')$$

Apply KVL,

$$\begin{split} V_{i} &= V_{gs} + V_{o} \\ V_{i} &= V_{gs} + \left[g_{m} V_{gs} \left(r_{d} \mid \mid R_{L}^{'} \right) \right] \\ V_{i} &= V_{gs} \left[1 + g_{m} \left(r_{d} \mid \mid R_{L}^{'} \right) \right] \\ A_{V} &= \frac{g_{m} V_{gs} \left(r_{d} \mid \mid R_{L}^{'} \right)}{V_{gs} \left[1 + g_{m} \left(r_{d} \mid \mid R_{L}^{'} \right) \right]} \\ &= \frac{g_{m} (r_{d} \mid \mid R_{L}^{'})}{\left[1 + g_{m} \left(r_{d} \mid \mid R_{L}^{'} \right) \right]} \end{split}$$

Ponjesly College of Engineering

Electronic Circuits - I

3. JFET and MOSFET Amplifiers

$$A_{v} = \frac{g_{m}(r_{d} || R_{s} || R_{L})}{1 + g_{m}(r_{d} || R_{s} || R_{L})}$$

If $r_d \gg R_s\,$,

$$A_{\rm V} = \frac{r_{\rm m}R_{\rm L}}{1 + g_{\rm m}R_{\rm L}}$$

If $g_m R'_L \gg 1$,

$$A_V \approx 1$$
, but it always less than one.

3.4. Common gate amplifier:



Fig 3.14. JFET Common gate amplifier



Fig 3.15. a.c. equivalent model for common gate amplifier circuit

Ponjesly College of Engineering

i) Input impedance:

$$\begin{split} Z_i &= R_s | \ |Z_i^{'} \\ Z_i^{'} &= \frac{V_i}{I} \\ I &= I_{rd} - g_m V_{gs} \\ I &= \frac{V_i - IR_D}{r_d} - g_m V_{gs} \qquad \because I_{rd} = \frac{V_i - IR_D}{r_d} \end{split}$$

From figure,

$$\begin{split} V_i &= -V_{gs} \\ V_{gs} &= -V_i \\ I &= \frac{V_i - IR_D}{r_d} + g_m V_i \\ &= \frac{V_i}{r_d} - \frac{IR_D}{r_d} + g_m V_i \\ I &+ \frac{IR_D}{r_d} = \frac{V_i}{r_d} + g_m V_i \\ I &\left(1 + \frac{R_D}{r_d}\right) = V_i \left(\frac{1}{r_d} + g_m\right) \\ \frac{V_i}{I} &= \frac{1 + \frac{R_D}{r_d}}{\frac{1}{r_d} + g_m} = \frac{\frac{r_d + R_D}{r_d}}{\frac{1 + g_m r_d}{r_d}} \\ &\qquad \frac{V_i}{I} = \frac{r_d + R_D}{1 + g_m r_d} \\ Z_i &= R_s || \frac{r_d + R_D}{1 + g_m r_d} \end{split}$$

If $r_d \gg R_D \& g_m r_d \gg 1$

$$Z_i = R_s || \frac{r_d}{g_m r_d} = R_s || \frac{1}{g_m}$$

Ponjesly College of Engineering

ii) Output impedance:

If $r_d \gg R_D$,

iii) Voltage gain:

$$\begin{split} A_{v} &= \frac{V_{o}}{V_{i}} \\ V_{o} &= -I_{d} R_{D} \\ V_{i} &= -V_{gs} \end{split}$$

 $Z_o = R_D$

 $Z_o = r_d | |R_D$

Apply KVL to the outer loop,

$$\begin{split} V_{i} + & \left(I_{d} - g_{m}V_{gs}\right)r_{d} + I_{d}R_{D} = 0\\ V_{i} + & I_{d}r_{d} + g_{m}r_{d}V_{i} + & I_{d}R_{D} = 0\\ V_{i} + & g_{m}r_{d}V_{i} = -I_{d}r_{d} - I_{d}R_{D}\\ V_{i}[1 + & g_{m}r_{d}] = -I_{d}[r_{d} + & R_{D}]\\ V_{i} = & \frac{-I_{d}[r_{d} + & R_{D}]}{1 + & g_{m}r_{d}}\\ A_{v} = & \frac{V_{o}}{V_{i}} = \frac{-I_{d}R_{D}}{-\frac{-I_{d}(r_{d} + & R_{D})}{1 + & g_{m}r_{d}}}\\ = & \frac{R_{D}(1 + & g_{m}r_{d})}{r_{d} + & R_{D}} \end{split}$$

If $r_d \gg R_D \& g_m r_d \gg 1$

$$A_{V} = \frac{R_{D}(g_{m}r_{d})}{r_{d}} = R_{D}g_{m}$$

3.5. Small signal equivalent circuit of MOSFET:

Transconductance,
$$g_m = \frac{I_d}{v_{gs}} = 2K_n (V_{GsQ} - V_T)$$

 $g_m = 2\sqrt{K_n I_{DQ}}$ $\therefore I_{DQ} = K_n (V_{GSQ} - V_T)^2$

Ponjesly College of Engineering





Fig 3.16. Common source NMOS transistor with small signal parameters



Fig 3.17. Expanded small signal equivalent circuit, including output resistance

Output resistance,
$$r_o = \left(\frac{\partial i_D}{\partial v_{ds}}\right)^{-1} = \left[\lambda K_n \left(v_{GSQ} - V_T\right)^2\right]^{-1}$$

Where, λ -channel length modulation parameter = $[\lambda I_{DQ}]^{-1}$

3.5.1. CS amplifier with p-channel MOSFET:



Fig 3.18. CS circuit with PMOS MOSFET

Ponjesly College of Engineering



Fig 3.19. a.c. equivalent circuit





Fig 3.20. CS circuit with voltage divider biasing & coupling capacitor



Output resistance,
$$R_0 = R_D || r_0$$

$$\mathbf{V}_0 = -\mathbf{g}_{\mathrm{m}} \mathbf{V}_{\mathrm{gs}}(\mathbf{r}_0 | | \mathbf{R}_{\mathrm{D}})$$

Ponjesly College of Engineering

Electronic Circuits - I

3. JFET and MOSFET Amplifiers

$$V_{gs}\,=\left(\frac{R_i}{R_i+R_{si}}\right)V_i$$

Sub $V_{gs} \mbox{ in } V_{o},$

$$V_0 = -g_m \left(\frac{R_i}{R_i + R_{si}}\right) V_i(r_0 \mid \mid R_D)$$
$$A_V = \frac{V_0}{V_i} = -g_m(r_0 \mid \mid R_D) \left(\frac{R_i}{R_i + R_{si}}\right)$$

3.6.1. CS Amplifier with source resistor:









Ponjesly College of Engineering

Electronic Circuits - I

$$\begin{split} \mathbf{R}_{i} &= \mathbf{R}_{1} \mid \mid \mathbf{R}_{2} = \mathbf{R}_{G} \\ \mathbf{R}_{o} &= \mathbf{R}_{o}^{'} \mid \mid \mathbf{R}_{D} \\ \mathbf{R}_{o}^{'} &= \frac{\mathbf{V}_{0}}{\mathbf{I}_{d}} \end{split}$$

Apply KVL to the output side,

$$V_0 = (I_d - g_m V_{gs})r_0 + I_d R_s$$
$$= I_d r_0 - g_m V_{gs} r_0 + I_d R_s$$

Apply KVL to the input side,

$$V_{i} - V_{gs} - I_{d}R_{s} = 0$$

$$V_{i} = 0$$

$$V_{gs} = -I_{d}R_{s}$$

$$V_{0} = I_{d}r_{0} + I_{d}R_{s}r_{0}g_{m} + I_{d}R_{s}$$

$$V_{0} = I_{d}(r_{0} + R_{s}(1 + r_{0}g_{m}))$$

$$R_{o}^{'} = \frac{V_{0}}{I_{d}} = r_{0} + R_{s}(1 + r_{0}g_{m})||R_{D}$$

i) Voltage gain:

$$A_{V} = \frac{V_{0}}{V_{i}}$$
$$V_{0} = -I_{d}R_{D}$$

Apply KVL to the output Loop,

$$\begin{split} \big(I_d - g_m V_{gs} \big) r_0 + I_d R_s + I_d R_D &= 0 \\ V_{gs} &= V_i - I_d R_s \\ I_d r_0 - g_m V_{gs} r_0 + I_d R_s + I_d R_D &= 0 \\ I_d r_0 - (V_i - I_d R_s) g_m r_0 + I_d R_s + I_d R_D &= 0 \end{split}$$

Ponjesly College of Engineering

Electronic Circuits - I

0

$$\begin{split} I_{d}r_{0} - V_{i}g_{m}r_{0} + I_{d}R_{s}g_{m}r_{0} + I_{d}R_{s} + I_{d}R_{D} &= \\ I_{d}(r_{0} + r_{0}R_{s}g_{m} + R_{s} + R_{D}) = V_{i}g_{m}r_{0} \\ I_{d} &= \frac{V_{i}g_{m}r_{0}}{(r_{0} + r_{0}R_{s}g_{m} + R_{s} + R_{D})} \\ V_{o} &= -\frac{-V_{i}g_{m}r_{0}}{(r_{0} + r_{0}R_{s}g_{m} + R_{s} + R_{D})}R_{D} \\ A_{V} &= \frac{V_{0}}{V_{i}} = -\frac{g_{m}R_{D}}{1 + g_{m}R_{s} + \frac{R_{s} + R_{D}}{r_{0}}} \end{split}$$

If $r_d \gg R_s + R'_L$

$$A_V = \frac{V_0}{V_i} = -\frac{g_m R_D}{1 + g_m R_s}$$

3.6.2. CS Amplifier with source bypass capacitor:



Fig 3.24. NMOS CS amplifier circuit with source bypass capacitor

Ponjesly College of Engineering



Fig 3.25. Small signal equivalent circuit for bypass source resistor

$$\begin{aligned} R_{i} &= R_{1} \mid \mid R_{2} = R_{G} \\ R_{o} &= r_{0} \mid \mid R_{D} \\ A_{V} &= \frac{V_{o}}{V_{i}} \\ V_{o} &= -g_{m} V_{gs} (r_{o} \mid \mid R_{D}) \\ V_{gs} &= \frac{R_{i}}{(R_{i} + R_{si})} V_{i} \\ A_{v} &= \frac{V_{o}}{V_{i}} = -g_{m} (r_{o} \mid \mid R_{D}) \left(\frac{R_{i}}{R_{i} + R_{si}}\right) \end{aligned}$$

3.7. MOSET source follower (common drain) amplifier:



Fig 3.26. Common drain amplifier

Ponjesly College of Engineering



Fig 3.27. Equivalent circuit with all signal grounds at a common point

i) Input resistance:

ii) Voltage gain:

Using voltage divider rule,

$$V_{in} = \left(\frac{R_i}{R_i + R_{si}}\right) V_i$$

 $\mathbf{R}_{i}=\mathbf{R}_{1}||\mathbf{R}_{2}=\mathbf{R}_{G}$

 $V_{o} = g_{m}V_{gs}(r_{o}||R_{S})$

Applying KVL to the outer loop,

$$\begin{split} V_{in} - V_{gs} - V_{o} &= 0 \\ V_{in} &= V_{gs} + V_{o} \\ V_{in} &= V_{gs} + g_{m} V_{gs} (r_{o} || R_{S}) \\ V_{in} &= V_{gs} [1 + g_{m} (r_{o} || R_{S})] \\ \frac{R_{i}}{R_{i} + R_{si}} \Big) V_{i} &= V_{gs} [1 + g_{m} (r_{o} || R_{S})] \\ V_{gs} &= \frac{1}{[1 + g_{m} (r_{o} || R_{S})]} \times \left(\frac{R_{i}}{R_{i} + R_{si}}\right) V_{i} \\ A_{v} &= \frac{V_{o}}{V_{i}} = \frac{g_{m} (r_{o} || R_{S})}{[1 + g_{m} (r_{o} || R_{S})]} \times \left(\frac{R_{i}}{R_{i} + R_{si}}\right) \end{split}$$

iii) Output resistance:

$$R_{o} = \frac{V_{o}}{I_{o}}$$

Ponjesly College of Engineering

Electronic Circuits - I

Apply KCL to the output side,

$$I_{o} + g_{m}V_{gs} = \frac{V_{o}}{r_{o}} + \frac{V_{o}}{R_{s}}$$
$$V_{o} = -V_{gs}$$
$$I_{o} = \frac{V_{o}}{r_{o}} + \frac{V_{o}}{R_{s}} + g_{m}V_{o}$$
$$I_{o} = V_{o}\left[\frac{1}{r_{o}} + \frac{1}{R_{s}} + \frac{1}{\frac{1}{g_{m}}}\right]$$
$$R_{o} = \frac{V_{o}}{I_{o}} = \frac{1}{r_{o}} + \frac{1}{R_{s}} + \frac{1}{\frac{1}{g_{m}}}$$
$$R_{o} = r_{o}||R_{s}||\frac{1}{g_{m}}$$

3.8. Common gate amplifier:



Fig 3.28. NMOS common gate amplifier



Fig 3.29. Small signal equivalent circuit

Ponjesly College of Engineering

i) Input resistance:

$$R_{i} = \frac{V_{i}}{I_{i}}$$
$$V_{i} = -V_{gs}$$
$$I_{i} = -g_{m}V_{gs}$$
$$R_{i} = \frac{1}{g_{m}}$$

ii) Output resistance:

$$R_{o} = R_{D} | |R_{c}|$$

iii) Voltage gain:

$$A_{V} = \frac{V_{o}}{V_{i}}$$

$$V_{o} = -g_{m}V_{gs}(R_{D} || R_{L})$$

$$V_{i} - I_{i}R_{si} + V_{gs} = 0$$

$$V_{i} = I_{i}R_{si} - V_{gs}$$

$$V_{i} = -g_{m}V_{gs}R_{si} - V_{gs}$$

$$V_{i} = -V_{gs}[g_{m}R_{si} + 1]$$

$$A_{v} = \frac{-g_{m}V_{gs}(R_{D} || R_{L})}{-V_{gs}[g_{m}R_{si} + 1]}$$

$$A_{v} = \frac{g_{m}(R_{D} || R_{L})}{[g_{m}R_{si} + 1]}$$

iv) Current gain:

$$A_{i} = \frac{I_{o}}{I_{i}}$$
$$I_{o} = (-g_{m}V_{gs})\left(\frac{R_{D}}{R_{D} + R_{L}}\right)$$

Ponjesly College of Engineering

Electronic Circuits - I

$$I_i + \frac{V_{gs}}{R_{si}} + g_m V_{gs} = 0$$
$$I_i = -V_{gs} \left[\frac{1 + g_m R_{si}}{R_{si}} \right]$$
$$A_i = \frac{I_o}{I_i} = g_m \left(\frac{R_D}{R_D + R_I} \right) \left(\frac{R_{si}}{1 + g_m R_I} \right)$$

If $R_D \gg R_L \& g_m R_L \gg 1$, the current gain tends to unity.

3.9. BICMOS cascade amplifier:

1. The bipolar transistors have a larger transconductance than MOS transistors biased at the same current level & they have higher switching speed. Due to large transconductance they provide larger voltage gains.

2. On the other hand, MOS transistors have an essentially infinite input impedance at low frequencies & have very high packing density. Due to almost infinite input impedance, MOS transistors have zero input bias current.

3.The advantages of these two technologies can be utilized by combining bipolar & MOS transistors on the same substrate, i.e. in the same integrated circuit. Such technology is known as BICMOS technology.

3.9.1. Basic amplifier stages:



Ponjesly College of Engineering

Electronic Circuits - I

This circuit has following advantages.

1. An infinite input resistance

2. A large transconductance due to the bipolar transistor Q₂.

i) Circuit analysis:



Fig 3.32. Small signal equivalent circuit of BICMOS Darlington pair configuration

 $r_{\rm o}=\infty$ in both transistors.

$$I_o = g_{m1}V_{gs} + g_{m2}V_{\pi}$$

From fig,

$$V_i = V_{gs} + V_{\pi}$$
$$V_{\pi} = g_{m1} V_{gs} r_{\pi}$$
$$\because V_{gs} = \frac{V_{\pi}}{g_{m1} r_{\pi}}$$

Sub V_{gs} in V_i ,

$$V_{gs} = \frac{V_i}{1 + g_{m1} r_n}$$

Ponjesly College of Engineering

Sub V_{π} in I_o ,

$$egin{aligned} & I_o = g_{m1} V_{gs} + g_{m2} (g_{m1} V_{gs} r_\pi) \ & = V_{gs} (g_{m1} + g_{m2} g_{m1} r_\pi) \end{aligned}$$

Sub V_{gs} ,

$$I_o = V_i \times \frac{g_{m1}(1 + g_{m2}r_{\pi})}{(1 + g_{m1}r_{\pi})} = V_i \times g_m^c$$

Where, g_m^c is the composite transconductance

ii) Bipolar cascade configuration:

1. The output resistance of cascade circuit is very high.

2. The input resistance looking into the emitter of Q_2 is very low, thereby minimizing the Miller multiplication effect. Therefore, the cascade amplifier has a wider frequency bandwidth than the CE circuit.



Fig 3.33. Bipolar cascode configuration

iii) BiCMOS cascode configuration:

1. This circuit has the advantage of the infinite input resistance of M1.

2. The frequency response of a BiCMOS cascode circuit is superior to that of an all MOSFET cascode circuit because the equivalent resistance looking into the emitter of a bipolar transistor is much less than the resistance looking into the source of a MOSFET.

Ponjesly College of Engineering



Fig 3.34. BiCMOS cascode configuration

iv) Current sources:

1. Cascade current sources increase the output resistance & the stability of the bias current.

2. The output resistance is $R_o \cong \beta r_{o4}$. Eventhough, the output voltage is varied, the bias current remains much more stable than the basic two-transistor current source.

3. The output resistance, $R_o \cong (g_{m6}r_{o6})(\beta r_{o4})$



Fig 3.35. Bipolar cascode constant current source

Ponjesly College of Engineering



3. JFET and MOSFET Amplifiers



Fig 3.36. BiCMOS double cascode constant current source



Fig 3.37. Small signal equivalent circuit of BiCMOS double cascode constant current source

Ponjesly College of Engineering

v) BICMOS differential amplifier:



Fig 3.38. Basic BICMOS differential amplifier

The advantages of this circuit are,

1. The infinite input resistance

2. The zero input bias current

The disadvantage of this circuit is, since the MOSFET is used in the input stage, the offset voltage is relatively high compared to that of a bipolar input circuit. The offset voltages are generated because of the mismatching of differential pair input transistors.

SOLVED EXAMPLES:

For the circuit shown in the fig. Determine 1) Input impedance 2) Output impedance 3) Voltage gain



Ponjesly College of Engineering

Solution:

1) We have,

$$Z_i = R_G = 1M \Omega$$

2) We have,

$$Z_0 = r_d ||R_D||R_L = 50K||5.1K||5.1K = 2.426K$$

3) Voltage gain A_v : We have,

$$A_v = -g_m (r_d ||R_D||R_L) = -2mS(50K||5.1K||5.1K) = -2mS(2426)$$

= -4.85

2. For common source amplifier as shown in fig. Operating point is defined by V_{GSQ} = -2.5V, V_P =-6V and I_{dQ} =2.5mA with I_{dSS} =8mA. Calculate g_m , r_d , Z_i , Z_0 and voltage gain A_v .



Solution:

1) g_{m:}

$$g_{mo} = \frac{2I_{DSS}}{|V_P|} = \frac{2(8 \times 10^{-3})}{6} = 2.67 \text{mS}$$
$$g_m = g_{mo} \left(1 - \frac{V_{GSQ}}{V_P}\right) = 2.67 \text{mS} \left(1 - \frac{(-2.5V)}{(-6V)}\right) = 1.58 \text{mS}$$

2) r_d:

$$r_{\rm d} = \frac{1}{Y_{\rm OS}} = \frac{1}{20\rm{mS}} = 50\rm{K}\Omega$$

Ponjesly College of Engineering

Electronic Circuits - I	3. JFET and MOSFET Amplifiers
3) Z _i :	$Z_i = R_G = 1M\Omega$
4) Z ₀ :	
	$Z_{O} = [rd + R_{S}(g_{m}r_{d} + 1)] R_{D}$
	$= [50K + 1K(1.58mS \times 50K + 1)] \ 2.2K$
	$= 2163.4\Omega$
5) A _v :	
	$A_{v} = \frac{-g_{m} R_{D}}{1 + g_{m} R_{S} + \frac{R_{S} + R_{D}}{r_{d}}}$
	$=\frac{-1.58\text{mS} \times 2.2\text{K}}{1+1.58\text{mS} \times 1\text{K} + \frac{1\text{K} + 2.2\text{K}}{50\text{K}}}$
	$=\frac{-3.476}{2.644}=-1315$

3. Draw the small signal equivalent circuit for FET of fig and hence find $\frac{V_{01}}{V_i}$ and $\frac{V_{02}}{V_i}$ in terms of circuit constants.



Solution:

Applying KVL to the output circuit we have ,

Ponjesly College of Engineering

Electronic Circuits - I

We known that , $V_{gs} = V_{in} - I_d R_s$ Substituting value of V_{gs} in equation (1) we get, $[I_d - g_m (V_i - I_d R_S)]r_d + I_d R_S + I_d R_D = 0$ (2) $I_d r_{d-}g_m V_i r_d + g_m I_d R_S r_d + I_d R_S + I_d R_D = 0$ (3) $I_d (r_d + R_S + R_D + g_m R_S r_d) = g_m V_i r_d$ (4) $I_d = \frac{g_m V_i r_d}{r_d + R_S + R_D + g_m R_S r_d}$ (5) $V_{o2} = -I_d R_D = \frac{-g_m V_i r_d R_D}{r_d + R_S + R_D + g_m R_S r_d}$ $\therefore \frac{V_{o2}}{V_i} = \frac{-g_m r_d R_D}{r_d + R_S + R_D + g_m R_S r_d}$ $Vo1 = IdRS = \frac{g_m V_i r_d R_S}{r_d + R_S + R_D + g_m R_S r_d}$ $\therefore \frac{V_{o1}}{V_i} = \frac{g_m r_d R_S}{r_d + R_S + R_D + g_m R_S r_d}$

4. For common gate amplifier as shown in fig, g_m =2.8mS, r_d =50K Ω . Calculate Z_i , Z_o , A_v .



Solution:

1) Z_i:

$$Z_{i} = R_{S} \| \frac{r_{d} + R_{D}}{1 + g_{m}r_{d}} = 1K \| \frac{50K + 5.1K}{1 + 2.8mS \times 50K} = 1K \| 390.8 = 281\Omega$$

2) Z₀:

$$Z_o = r_d ||R_D = 50K||5.1K = 4.63K\Omega$$

Ponjesly College of Engineering

3) A_v:

$$A_{v} = \frac{R_{D}(1 + g_{m}r_{d})}{r_{d} + R_{D}} = \frac{5.1K(1 + 2.8mS \times 50K)}{50K + 5.1K} = 13.05$$

5. For the common source amplifier circuit shown in fig. Determine:

3)R_i, R_i'

 $1)g_m = 2)A_v$

4) A_{vs} 5) R_0 and R_0 '



Solution:

1) $g_m = 2K_n(V_{GSQ} - V_T) = 2(0.4)(4.66 - 3) = 1.328 \text{mA/V}$ 2) $A_v = g_m(r_d ||R_D) = -1.328(40 ||4.7) = -5.585$ 3) $R'_i = R_i = R_1 ||R_2 = 40 ||10 = 8 \text{M}\Omega$ 4) $A_{VS} = A_V \cdot \frac{R_i}{R_i + R_S} = -5.585 \times \frac{8 \text{ M}\Omega}{8 \text{ M}\Omega + 2.2 \text{K}} = -5.583$ 5) $R'_0 = R_0 = R_D ||r_0 = 4.7 ||40 = 4.2 \text{k}\Omega$

6. For the circuit shown in Fig, calculate the R_1 , A_v and R_o . The MOSFET parameters are $V_{TN}=1.5V$, $K_n=8 \text{ mA/v}^2$ and $\lambda=0.001 \text{ V}^{-1}$. Assume $I_{DQ}=8 \text{ mA}$ and $V_{GSQ}=2.5V$.



Ponjesly College of Engineering

Solution :

$$R_{i} = R_{1} ||R_{2} = 180||470 = 130.15 \text{ k}\Omega$$

$$g_{m} = 2K_{n} (V_{GSQ} - V_{TN}) = 2(8)(2.5 - 1.5) = 16\text{mA/V}$$

$$r_{o} = \frac{1}{\lambda I_{DQ}} = \frac{1}{0.01 \times 8} = 12.5\text{K}\Omega$$

$$A_{V} = \frac{g_{m}(R_{S} ||r_{o})}{1 + g_{m}(R_{S} ||r_{o})} \cdot \frac{R_{i}}{R_{i} + R_{si}} = \frac{16(1||12.5)}{1 + 16(1||12.5)} \cdot \frac{130.15}{130.15 + 2} = 0.9226$$

$$R_{O} = \frac{1}{g_{m}} ||r_{o}||R_{S} = \frac{1000}{16} ||12500||1000 = 58.55\Omega$$

TWO MARK QUESTIONS AND ANSWERS

1. Define transconductance of FET.

The change in drain current due to change in gate to source voltage is determined using transconductance. It is denoted as g_m .

$$g_{\rm m} = \frac{\Delta I_{\rm D}}{\Delta V_{\rm GS}}$$

where,

 ΔI_D =change in drain current

 ΔV_{GS} = change in gate to source voltage

2. Define drain resistance of FET.

The small signal drain to source voltage is related to small signal drain current by a parameter called drain resistance. It is denoted as r_d .

$$r_{d} = \frac{\Delta V_{DS}}{\Delta I_{D}}$$

where,

 ΔI_d =change in drain current.

 ΔV_{DS} =change in drain to source voltage.

3.Define amplification factor of FET.

Amplification factor of FET is defined as the ratio of change in drain to source voltage to the change in gate to source voltage keeping drain current as constant. It is denoted as μ .

Ponjesly College of Engineering